

Key Features

- SMPTE ST 2081, ST 424, ST 292, and ST 259-C compliant
- Supports retiming data at rates of 125Mb/s, 270Mb/s, 1.485 and 1.485/1.001Gb/s, 2.97 and 2.97/1.001Gb/s, 5.94 and 5.94/1.001Gb/s
- Supports retiming of DVB-ASI signals
- Automatic or Manual Rate Selection
 - ◆ Detected rate indication in Auto Mode
- 4:1 input selector patented technology
- Option of two reclocked data outputs
- Four configurable GPIO pins with ability to output device status, including:
 - ◆ Lock Detect
 - ◆ Loss of Signal (LOS)
 - ◆ Low/High bit-rate indication for slew-rate control of SDI cable drivers
- On-chip 100Ω differential input and output termination
- Bypass support for rates up to 5940Mb/s
 - ◆ Manual Bypass function
 - ◆ Configurable automatic Bypass when not locked
- Option to use external reference or operate referenceless
- Cascading reference buffer supports multiple CDRs using a single reference source
- Input signal equalization and output signal de-emphasis to compensate for trace dielectric losses
- Single power supply operation at 1.8V
- 130mW typical power consumption (150mW with second output enabled)
- Pb-free and RoHS compliant
- Operating temperature range: -40°C to 85°C

Applications

- SMPTE ST 2081, SMPTE ST 424, SMPTE ST 292, SMPTE ST 259-C coaxial cable serial digital interfaces
- EN50083-9 DVB-ASI interfaces
- MADI standard

Description

The GS6152 is a low-power, multi-rate serial digital CDR designed to automatically recover the embedded clock from a digital video signal and re-time the incoming video data.

The GS6152 will recover the embedded clock signal and re-time the data from 6G UHD-SDI signals compliant with SMPTE ST 2081. In addition, it can also re-time SMPTE ST 259-C, SMPTE ST 292, SMPTE ST 424 or DVB-ASI compliant digital video signals as well as MADI audio streams.

The GS6152 features four high-speed differential signal inputs feeding a 4:1 input selector. Input termination is on-chip for seamless matching to 100Ω differential transmission lines. The input selector is a component of a video switching system with tightly constrained timing requirements.

The GS6152 includes programmable trace equalization to compensate for high-frequency losses associated with board-level interconnect.

Two CML outputs interface seamlessly to devices with a CML input reference between 1.2V and 2.5V.

Programmable output swing and de-emphasis provide flexibility in managing signal integrity of the output signals.


The GS6152 can operate in either automatic rate detection or manual rate selection mode. In auto mode the device will automatically detect and lock onto incoming data signals at any supported rate.

The device can operate without an external 27MHz frequency reference. For applications which require rapid signal lock, an external 27MHz reference may be used to set the VCO frequency when not locked to the input signal. The presence of an external reference crystal is automatically detected by the device.

In systems that require passing of non-supported data rates, the GS6152 can be configured to either automatically or manually enter a bypass mode in order to pass the signal without relocking.

A four-wire serial Gennum Serial Peripheral Interface (GSPI) facilitates configuration and status monitoring of the device. Multiple GS6152 devices can be daisy-chained together with a single 4-pin connection to the host system.

This device is Pb-free, and the encapsulation compound does not contain halogenated flame retardant. This component and all homogenous sub-components are RoHS compliant.



GS6152 Functional Block Diagram

Revision History

Version	ECO	PCN	Date	Changes and/or Modifications
2	027036	—	July 2015	Updated Table 2-2 , Table 2-3 , and Table 5-1 . Updated to Final Data Sheet.
1	026419	—	July 2015	Updated Table 2-2 , Table 2-3 , Section 4.12 and Table 5-1 .
0	024886	—	May 2015	New Document

Contents

1. Pin Out	4
1.1 Pin Assignment	4
1.2 Pin Descriptions	4
2. Electrical Characteristics.....	8
2.1 Absolute Maximum Ratings	8
2.2 DC Electrical Characteristics	8
2.3 AC Electrical Characteristics	11
3. Input/Output Circuits.....	14
4. Detailed Description.....	16
4.1 Serial Data Inputs	16
4.2 Reference Clock	18
4.3 Signal Monitoring	18
4.4 Low Power Modes	24
4.5 Serial Data Output	25
4.6 Output Mute and Disable	27
4.7 Bypass Mode	28
4.8 DVB-ASI	28
4.9 Device Power Up	28
4.10 GPIO Pins Configuration	28
4.11 GSPI Host Interface	30
4.12 Diagnostic Features	41
5. Host Interface Register Map.....	48
6. Typical Application Circuit	77
7. Package and Ordering Information	78
7.1 Package Dimensions	78
7.2 Recommended PCB Footprint	79
7.3 Packaging Data	79
7.4 Marking Diagram	80
7.5 Solder Reflow Profile	80
7.6 Ordering Information	80

1. Pin Out

1.1 Pin Assignment




Figure 1-1: GS6152 Pin Out

1.2 Pin Descriptions

Table 1-1: GS6152 Pin Descriptions

Pin Number	Name	Type	Description
1, 2	DDI0, $\overline{\text{DDI0}}$	Input	Serial Digital Differential Input 0.
3, 6, 9	GND	Power	Input channel isolation. Connect to ground or leave unconnected.
4, 5	DDI1, $\overline{\text{DDI1}}$	Input	Serial Digital Differential Input 1.
7, 8	DDI2, $\overline{\text{DDI2}}$	Input	Serial Digital Differential Input 2.

Table 1-1: GS6152 Pin Descriptions (Continued)

Pin Number	Name	Type	Description
10, 11	DDI3, $\overline{\text{DDI3}}$	Input	Serial Digital Differential Input 3.
12	GPIO0	Digital Input/Output	<p>Multi-function Control/Status Input/Output 0. Signal options are: LOS (output; default) LOCKED LBR_HBR RATE_DET0 RATE_DET1 RATE_DET2 LOCKED_125M LOCKED_270M LOCKED_1G485 LOCKED_2G97 LOCKED_5G94 RATE_CHANGE DDO0_DISABLE DDO1_DISABLE</p> <p>This pin is configured using the GPIO0_SELECT and GPIO0_IO_SELECT bits in the GPIO_CONTROL_REG_0 register.</p>
13	GPIO1	Digital Input/Output	<p>Multi-function Control/Status Input/Output 1. Signal options are: LOS LOCKED (output; default) LBR_HBR RATE_DET0 RATE_DET1 RATE_DET2 LOCKED_125M LOCKED_270M LOCKED_1G485 LOCKED_2G97 LOCKED_5G94 RATE_CHANGE DDO0_DISABLE DDO1_DISABLE</p> <p>This pin is configured using the GPIO1_SELECT and GPIO1_IO_SELECT bits in the GPIO_CONTROL_REG_0 register.</p>
14, 15	DDI_SEL0/STROBE, DDI_SEL1	Logic Input	<p>Input selection control. Used to select the high-speed input for processing through the device. Refer to Table 4-2 for details on input selection.</p>
16	XTAL_CLK_IN	Input	Reference Crystal Pin/27MHz clock input. Connect to an external circuit as shown in Figure 6-1: GS6152 Typical Application Circuit or to a digital clock source (XTAL_BUF_OUT of another GS6152 or GS6151). Connect to ground if operating referenceless.
17	XTAL_CLK_OUT	Output	Reference Crystal Pin. Connect to a external circuit as shown in Figure 6-1: GS6152 Typical Application Circuit , or leave unconnected if XTAL_CLK_IN is driven by an external clock source or if XTAL_CLK_IN is connected to ground (referenceless).

Table 1-1: GS6152 Pin Descriptions (Continued)

Pin Number	Name	Type	Description
18	XTAL_BUF_OUT	Output	Buffered clock reference output. Leave unconnected if not used to drive 27MHz clock input of another device.
19	SDIN	Digital Input	Serial digital data input for the Gennum Serial Peripheral Interface (GSPI) host control/status port. Refer to 4.11 GSPI Host Interface for more details.
20	SDOUT	Digital Output	Serial digital data output for the Gennum Serial Peripheral Interface (GSPI) host control/status port. Refer to 4.11 GSPI Host Interface for more details.
21	SCLK	Digital Input	Burst-mode clock input for the Gennum Serial Peripheral Interface (GSPI) host control/status port. Refer to 4.11 GSPI Host Interface for more details.
22	\overline{CS}	Digital Input	Chip select input for the Gennum Serial Peripheral Interface (GSPI) host control/status port. Active-low input. Refer to 4.11 GSPI Host Interface for more details.
23	VDD_DIG	Power	Most positive power supply for the internal logic Connect to 1.8V.
24	VSS_DIG	Power	Most negative power supply for the internal logic Connect to ground.
25	GPIO2	Digital Input/Output	Multi-function Control/Status Input/Output 2. Signal options are: LOS LOCKED LBR_HBR (output; default) RATE_DET0 RATE_DET1 RATE_DET2 LOCKED_125M LOCKED_270M LOCKED_1G485 LOCKED_2G97 LOCKED_5G94 RATE_CHANGE DDO0_DISABLE DDO1_DISABLE This pin is configured using the GPIO2_SELECT and GPIO2_IO_SELECT bits in the GPIO_CONTROL_REG_1 register.

Table 1-1: GS6152 Pin Descriptions (Continued)

Pin Number	Name	Type	Description
26	GPIO3	Digital Input/Output	Multi-function Control/Status Input/Output 3. Signal options are: LOS LOCKED LBR_HBR RATE_DET0 RATE_DET1 RATE_DET2 LOCKED_125M LOCKED_270M LOCKED_1G485 LOCKED_2G97 LOCKED_5G94 RATE_CHANGE DDO0_DISABLE DDO1_DISABLE (input; default) This pin is configured using the GPIO3_SELECT and GPIO3_IO_SELECT bits in the GPIO_CONTROL_REG_1 register.
27	$\overline{\text{RST}}$	Digital Input	Reset pin. If set LOW, all blocks set to default conditions and inputs/outputs set to high impedance. If HIGH, normal operation of the device resumes. By default, internally pulled HIGH.
28	VCC_DDO1	Power	Most positive power supply connection for the DDO1/ $\overline{\text{DDO1}}$ output driver. Connect to any voltage between 1.2V and 2.5V.
29, 32, 35	VEE_DDO	Power	Most negative power supply connections for the output drivers. Connect to ground.
30, 31	$\overline{\text{DDO1}}$, DDO1	Output	Differential serial data output 1.
33, 34	$\overline{\text{DDO0}}$, DDO0	Output	Differential serial data output 0.
36	VCC_DDO0	Power	Most positive power supply connection for the DDO0/ $\overline{\text{DDO0}}$ output driver. Connect to any voltage between 1.2V and 2.5V.
37	VCO_DFT_FILT	Power Decoupling	Connect through decoupling capacitor to ground.
38	VCC_DFT	Power	Connect to 1.8V.
39	VEE_DFT	Power	Connect to ground.
40, 41	$\overline{\text{DFT_CLK_IN}}$, DFT_CLK_IN	Input	Connect to high-speed differential clock (AC coupled internally). Leave unconnected if not using external DFT clock input feature.
42	VCC_CORE	Power	Most positive power supply connection to the analog core Connect to 1.8V.
43	VEE_CORE	Power	Most negative power supply connection to the analog core Connect to ground.
44	LF+	Passive	Connect to LF- through C_{LF} Refer to Figure 6-1: GS6152 Typical Application Circuit .
45	LF-	Passive	Connect to LF+ through C_{LF} Refer to Figure 6-1: GS6152 Typical Application Circuit .

Table 1-1: GS6152 Pin Descriptions (Continued)

Pin Number	Name	Type	Description
46	VCO_FILT	Power	External decoupling for the VCO. Refer to Figure 6-1: GS6152 Typical Application Circuit .
47	VCC_CORE	Power	Most positive power supply connection for the analog core Connect to 1.8V.
48	VEE_CORE	Power	Most negative power supply connection to the analog core Connect to ground.
—	Center Pad	Power	Ground pad on bottom of package. Connect to ground.

2. Electrical Characteristics

2.1 Absolute Maximum Ratings

Table 2-1: Absolute Maximum Ratings

Parameter	Value
Supply Voltage – Core (VCC_CORE, VDD_DIG)	-0.5 to +2.1V _{DC}
Supply Voltage – Output Driver (VCC_DDO0, VCC_DDO1)	-0.5 to +2.8V _{DC}
Input ESD Voltage	4kV
Storage Temperature Range (T _S)	-50°C to +125°C
Operating Temperature Range (T _A)	-40°C to +85°C
Input Voltage Range (any input pin)	-0.3 to (V _{CC_CORE} + 0.3)V _{DC}
Solder Reflow Temperature	+260°C

Note: Absolute Maximum Ratings are those values beyond which damage may occur. Functional operation outside of the ranges shown in the AC/DC electrical characteristics tables is not guaranteed.

2.2 DC Electrical Characteristics

Table 2-2: DC Electrical Characteristics

VCC_CORE, VDD_DIG = +1.8V ± 5%, T_A = -40°C to +85°C unless otherwise specified

Parameter	Symbol	Conditions	Min	Typ	Max	Units	Notes
Supply Voltage – Core (VCC_CORE, VDD_DIG)	V _{CC_CORE} , V _{DD_DIG}	—	1.710	1.8	1.890	V	
Supply Voltage – Output Driver (VCC_DDO0, VCC_DDO1)	V _{CC_DDO0} , V _{CC_DDO1}	—	1.140	—	2.625	V	
Power	P _D	Data Rate 6G, DDO1/DDO1 disabled	—	140	185	mW	1, 2
		Data Rate <6G, DDO1/DDO1 disabled	—	130	170	mW	1, 2
		Data Rate 6G, Default Settings, DDO1/DDO1 enabled	—	210	280	mW	3, 4
		Data Rate <6G, Default Settings, DDO1/DDO1 enabled	—	190	255	mW	3, 4
		Maximum Supply and Power Settings with Diagnostic Features Off	—	280	360	mW	5
		Maximum Supply and Power Settings with Diagnostic Features On	—	575	630	mW	5
Power (Sleep operation)	P _{SLEEP}	—	—	20	35	mW	
Power (Standby operation)	P _{STANDBY}	—	—	80	110	mW	
Supply Current - Output Driver	I _{CC_DDO0} , I _{CC_DDO1}	Output Swing Register Setting = 0000 _b	—	4.8	7	mA	6, 7
		Output Swing Register Setting = 0100 _b	—	7.5	12	mA	6, 7
		Output Swing Register Setting = 1100 _b	—	15	22	mA	6, 7

Table 2-2: DC Electrical Characteristics (Continued)VCC_CORE, VDD_DIG = +1.8V ± 5%, T_A = -40°C to +85°C unless otherwise specified

Parameter	Symbol	Conditions	Min	Typ	Max	Units	Notes
Supply Current - Core	I _{CC_CORE}	Output De-emphasis Disabled Data Rate 6G	—	82	—	mA	8
		Output De-emphasis Disabled Data Rate 3G	—	74	—	mA	8
		Output De-emphasis Enabled Data Rate 6G	—	90	—	mA	8
		Output De-emphasis Enabled Data Rate 3G	—	81	—	mA	8
Supply Current - Digital	I _{CC_DIG}	External Crystal Referenced	—	7	12	mA	
Serial Input Termination		Differential	75	100	125	Ω	
Serial Output Termination		Differential	75	100	125	Ω	
Serial Input Common Mode Voltage	V _{CMIN}	—	0.9	—	V _{CC_CORE} - 50mV	V	9, 10
Input Voltage - Digital Pins (CS, SDIN, CLK, GPIO[0:3])	V _{IH}	—	0.65* VDD_DIG	—	VDD_DIG	V	
	V _{IL}	—	0	—	0.35* VDD_DIG	V	
Output Voltage - Digital Pins (SDOUT, GPIO[0:3])	V _{OH}	I _{OH} = -2mA	VDD_DIG - 0.45	—	—	V	
	V _{OL}	I _{OL} = 2mA	—	—	0.45	V	

Notes:

1. Normal operation in referenceless mode, minimum output swing with de-emphasis disabled
2. VCC_DDO0/1 = 1.2V
3. The swing is default and de-emphasis is on
4. VCC_DDO0/1 = 1.8V
5. DDO0/DDO0 and DDO1/DDO1 set to maximum swing setting, external crystal reference used
6. Consumption per enabled DDO output
7. Refer to Table 4-4 for the exact register settings for each ΔV_{DDO} output swing listed
8. For two enabled outputs
9. Maximum input voltage level = 1.8V ± 5%
10. Up to a maximum swing of 800mV

2.3 AC Electrical Characteristics

Table 2-3: AC Electrical Characteristics

VCC_CORE, VDD_DIG = +1.8V ± 5%, T_A = -40°C to +85°C unless otherwise specified

Parameter	Symbol	Conditions	Min	Typ	Max	Units	Notes
Input Data Rate (Bypass)	DR _{BYPASS}	Bypass mode enabled	3	—	5940	Mb/s	1
Input Sensitivity	ΔV _{SDI}	Differential	200	—	800	mV _{ppd}	
Output Voltage Swing	ΔV _{DDO}	Output Swing Register Setting = 0100 _b	310	410	510	mV _{ppd}	2
		Output Swing Register Setting = 1100 _b	600	800	1000	mV _{ppd}	2
Serial Input Jitter Tolerance	IJT	Square wave modulation	0.8	—	—	UI	
PLL Lock Time — Asynchronous	t _{ALOCK}	Referenceless	—	—	50	ms	3
		With External Reference (MADI enabled)	—	—	30	ms	3
		With External Reference (MADI disabled)	—	—	20	ms	3
PLL Lock Time — Synchronous	t _{SLOCK}	Referenceless	—	—	10	μs	3
		With External Reference	—	—	10	μs	3
Serial Data (DDO0 and DDO1) Output Rise And Fall Time	t _{riseDDO}	20% ~ 80% rising edge into 50Ω load	—	—	70	ps	4
	t _{fallDDO}	20% ~ 80% falling edge into 50Ω load	—	—	70	ps	4
Rise And Fall Time Mismatch (DDO0 and DDO1)	—	—	—	—	15	ps	4
Duty Cycle Distortion (DDO0 and DDO1)	—	—	—	—	5	%	
Serial Data Output Jitter Intrinsic	t _{OJ(125Mb/s)}	BW = Nominal PRN 2 ²³ - 1 test pattern	—	0.02	0.03	UI _{p-p}	5, 6
	t _{OJ(270Mb/s)}		—	0.02	0.03	UI _{p-p}	5, 6
	t _{OJ(1485Mb/s)}		—	0.03	0.06	UI _{p-p}	5, 6
	t _{OJ(2970Mb/s)}		—	0.04	0.09	UI _{p-p}	5, 6
	t _{OJ(5940Mb/s)}		—	0.07	0.13	UI _{p-p}	5, 6
	t _{OJ(BYPASS)}		—	—	37	ps	5, 6

Table 2-3: AC Electrical Characteristics (Continued)VCC_CORE, VDD_DIG = +1.8V ± 5%, T_A = -40°C to +85°C unless otherwise specified

Parameter	Symbol	Conditions	Min	Typ	Max	Units	Notes
PLL Loop Bandwidth	BW _{LOOP(125Mb/s)}	PLL_LOOP_BANDWIDTH = 00001	—	37	—	kHz	7
		PLL_LOOP_BANDWIDTH = 00010	—	74	—	kHz	7
		PLL_LOOP_BANDWIDTH = 00100 (default)	—	148	—	kHz	7
		PLL_LOOP_BANDWIDTH = 01000	—	296	—	kHz	7
		PLL_LOOP_BANDWIDTH = 10000	—	590	—	kHz	7
	BW _{LOOP(270Mb/s)}	PLL_LOOP_BANDWIDTH = 00001	—	80	—	kHz	7
		PLL_LOOP_BANDWIDTH = 00010	—	160	—	kHz	7
		PLL_LOOP_BANDWIDTH = 00100 (default)	—	320	—	kHz	7
		PLL_LOOP_BANDWIDTH = 01000	—	640	—	kHz	7
		PLL_LOOP_BANDWIDTH = 10000	—	1.28	—	MHz	7
	BW _{LOOP(1485Mb/s)}	PLL_LOOP_BANDWIDTH = 00001	—	438	—	kHz	7
		PLL_LOOP_BANDWIDTH = 00010	—	875	—	kHz	7
		PLL_LOOP_BANDWIDTH = 00100 (default)	—	1.75	—	MHz	7
		PLL_LOOP_BANDWIDTH = 01000	—	3.5	—	MHz	7
		PLL_LOOP_BANDWIDTH = 10000	—	7	—	MHz	7
	BW _{LOOP(2970Mb/s)}	PLL_LOOP_BANDWIDTH = 00001	—	875	—	kHz	7
		PLL_LOOP_BANDWIDTH = 00010	—	1.75	—	MHz	7
		PLL_LOOP_BANDWIDTH = 00100 (default)	—	3.5	—	MHz	7
		PLL_LOOP_BANDWIDTH = 01000	—	7.0	—	MHz	7
		PLL_LOOP_BANDWIDTH = 10000	—	14.0	—	MHz	7

Table 2-3: AC Electrical Characteristics (Continued)VCC_CORE, VDD_DIG = +1.8V ± 5%, T_A = -40°C to +85°C unless otherwise specified

Parameter	Symbol	Conditions	Min	Typ	Max	Units	Notes
PLL Loop Bandwidth	BW _{LOOP(5940Mb/s)}	PLL_LOOP_BANDWIDTH = 00001	—	1.75	—	MHz	7
		PLL_LOOP_BANDWIDTH = 00010	—	3.5	—	MHz	7
		PLL_LOOP_BANDWIDTH = 00100 (default)	—	7.0	—	MHz	7
		PLL_LOOP_BANDWIDTH = 01000	—	14.0	—	MHz	7
		PLL_LOOP_BANDWIDTH = 10000	—	28.0	—	MHz	7

Note:

1. Edge detection method for LOS detection should be used for data rates below 20Mb/s
2. Refer to [Table 4-4](#) for the exact register settings for each ΔV_{DDO} output swing listed
3. PRBS23 pattern used for supported video rates
4. At HD, 3G, and 6G rates
5. Jitter measured using an oscilloscope according to SMPTE RP-184
6. Accumulated jitter measured peak to peak differential over 2000 hits
7. Test pattern used is clock pattern with 100% toggle rate

3. Input/Output Circuits




Figure 3-1: DDI0, $\overline{\text{DDI0}}$, DDI1, $\overline{\text{DDI1}}$, DDI2, $\overline{\text{DDI2}}$, DDI3, $\overline{\text{DDI3}}$ Serial Digital Differential Inputs




Figure 3-2: DDO0, $\overline{\text{DDO0}}$, DDO1, $\overline{\text{DDO1}}$ Serial Digital Differential Output




Figure 3-3: SDIN and SCLK




Figure 3-4: SDOUT




Table 3-1: $\overline{\text{CS}}$




Table 3-2: $\overline{\text{RST}}$




Figure 3-5: DDI_SEL0/STROBE and DDI_SEL1




Figure 3-6: XTAL_BUF_OUT




Figure 3-7: General Purpose Inputs/Outputs (GPIO)




Figure 3-8: XTAL_CLK_IN and XTAL_CLK_OUT

4. Detailed Description

The GS6152 is a multi-standard CDR for signals operating at the following data rates: 125Mb/s, 270Mb/s, 1.485Gb/s, 1.485/1.001Gb/s, 2.97Gb/s, 2.97/1.001Gb/s, 5.94Gb/s, and 5.94/1.001Gb/s.

4.1 Serial Data Inputs

The GS6152 features four 100Ω terminated differential input buffers.

A serial data input signal may be connected to any of the following input pin pairs of the device: DDI0/DDI0, DDI1/DDI1, DDI2/DDI2, and DDI3/DDI3.

By default, the self-biasing circuit at the input is enabled to allow AC coupling to upstream devices. To enable DC coupling of the inputs, the user must disable the self-biasing network by setting bits 4:4 through 7:7 to 0 in the register 7_h: DDI[0:3]_TRACE_EQ_DC_TERM_ENABLE.

In order to select DC coupling, please ensure that the output common mode of the upstream device is in range of the input common mode voltage range shown in Table 2-2.

The serial digital input buffer is capable of operating with any binary coded signal that meets the input signal level requirements defined below, with any data rate between 3Mb/s and 5.94Gb/s.

4.1.1 Input Trace Equalization

The GS6152 features adjustable trace equalization to compensate for PCB trace dielectric losses up to half the maximum supported data rate, or 3GHz.

Table 4-1: Equalization Settings

Data Rate	Trace Loss	Settings
2.97Gb/s and below	0-7dB of trace loss at 1.5GHz	LOW (default)
5.94Gb/s	0-10dB of trace loss at 3GHz	
2.97Gb/s and below	7-12dB of trace loss at 1.5GHz	HIGH
—	negligible trace loss	0dB or EQ_BYPASS

These settings are selected using the DDI0_TRACE_EQ_CONTROL, DDI1_TRACE_EQ_CONTROL, DDI2_TRACE_EQ_CONTROL and DDI3_TRACE_EQ_CONTROL bits in the INPUT_CONTROL_REG_0 register at address 5_h.

The default state of the device is input trace equalization on all inputs set to LOW.

If system jitter profile allows, it is recommended that the loop bandwidth is reduced to the minimum setting to maximize performance.

4.1.2 Input Selection

The GS6152 incorporates a 4:1 input selector which allows the connection of four independent streams of video/data.

The selector is controllable in three separate ways:

1. The DDI_SEL0 and DDI_SEL1 pins can be used to select the input.
2. A GSPI accessible register can be used to select the input, with the state change occurring as soon as the register value changes.
3. A GSPI accessible register can be used to select the input, with a rising edge on the STROBE pin triggering a change to the next state.

Since these states are mutually exclusive, the DDI_SEL0 pin is shared with the STROBE function.

In the case of using the DDI_SEL0/STROBE and DDI_SEL1 pins (#1 above) or the STROBE pre-select method (#3 above), the input selector will switch within 1µs of the change of state on the corresponding pin(s). This strict timing requirement is not maintained when using GSPI register selection (#2 above).

Each of the device's four inputs is selected as shown in [Table 4-2](#).

Table 4-2: Pin and Register Settings for Input Selection

Register Settings			Pin Settings		Differential High-speed Input Selected
INPUT_SELECTION_CONTROL 7 _h [9:8]	DDI_SELECT 7 _h [11]	DDI_SELECT 7 _h [10]	DDI_SEL1	DDI_SEL0/ STROBE	
X0 (default)	X	X	LOW	LOW	DDI0, $\overline{\text{DDI0}}$
X0 (default)	X	X	LOW	HIGH	DDI1, $\overline{\text{DDI1}}$
X0 (default)	X	X	HIGH	LOW	DDI2, $\overline{\text{DDI2}}$
X0 (default)	X	X	HIGH	HIGH	DDI3, $\overline{\text{DDI3}}$
01	0	0	X	X	DDI0, $\overline{\text{DDI0}}$
01	0	1	X	X	DDI1, $\overline{\text{DDI1}}$
01	1	0	X	X	DDI2, $\overline{\text{DDI2}}$
01	1	1	X	X	DDI3, $\overline{\text{DDI3}}$
11	0	0	X	on LOW-to-HIGH transition	DDI0, $\overline{\text{DDI0}}$
11	0	1	X	on LOW-to-HIGH transition	DDI1, $\overline{\text{DDI1}}$
11	1	0	X	on LOW-to-HIGH transition	DDI2, $\overline{\text{DDI2}}$

Table 4-2: Pin and Register Settings for Input Selection (Continued)

Register Settings			Pin Settings		Differential High-speed Input Selected
INPUT_SELECTION_CONTROL 7 _h [9:8]	DDI_SELECT 7 _h [11]	DDI_SELECT 7 _h [10]	DDI_SEL1	DDI_SELO/ STROBE	
11	1	1	X	on LOW-to-HIGH transition	DDI3, $\overline{\text{DDI3}}$

Note: 'X' indicates 'Do Not Care'

The DDI_SELO/STROBE and DDI_SEL1 pins include internal pull-downs, which pulls the input voltage LOW if either pin is unconnected.

When using the STROBE pre-select method (#3 above), the pre-selected input buffer and trace EQ is powered up in advance of the STROBE pulse.

4.2 Reference Clock

The GS6152 can operate with or without an external frequency reference. For applications requiring rapid asynchronous locking, a 27MHz reference or crystal is required.

The PLL lock times for both referenceless and external crystal reference operation are given in [Table 2-3: AC Electrical Characteristics](#).

If a reference is connected to the XTAL_CLK_IN pin or a crystal is connected to the XTAL_CLK_IN and XTAL_CLK_OUT pins of the device, it will automatically be used as the reference frequency for rapid asynchronous lock. If XTAL_CLK_IN is not connected to a crystal, XTAL_CLK_OUT must be left unconnected.

The XTAL_CLK_IN pin operates correctly when connected directly to the XTAL_BUF_OUT from another GS6152, or a 27MHz output of a different device.

4.3 Signal Monitoring

The GS6152 measures and reports the following signal status and quality monitoring parameters:

- Loss of Signal
- Lock Detection
- Rate Detection
- Low/High Bit Rate Detection

4.3.1 Loss of Signal Detection

LOS (Loss of Signal) detection is an active HIGH output available to the application on any of the GPIO[3:0] multi-function status and control pins. It is selected for output using the GPIO[3:0]_IO_SELECT and GPIO[3:0]_SELECT bits accessible in the GPIO_CONTROL_REG_0 and GPIO_CONTROL_REG_1 registers. It is the default output of the GPIO0 pin.

LOS indicates when the serial digital signal selected by the input selector is invalid. This function is always active.

Two methods can be used to detect loss of signal: strength (default) and edge. Either method can be selected with LOS_DETECTION_METHOD bits of register PLL_CONTROL.

When strength detection is used as the method of LOS detection the corresponding GPIO pin will be HIGH (signal lost) when the input signal amplitude within a predefined window falls below the threshold set by the bits DDI[0:3]_LOS_THRESHOLD_CONTROL in the LOS_CONTROL_REG_1 and LOS_CONTROL_REG_2 registers. The LOS threshold hysteresis can be set by the LOS_HYSTERESIS bits in the LOS_CONTROL_REG_0 register at address F_h .

The corresponding GPIO pin will be LOW (signal present) when the input signal amplitude within a predefined window is above the defined threshold.

The method of strength detection is measurement of the average rectified differential voltage on the input pins. The strength detection method is therefore inherently dependent on the input signal's eye shape, particularly the rise/fall times of the input signal relative to the data rate. Additionally, the circuit has a lower bandwidth limit of operation (20Mb/s) below which it is recommended that the edge detection method is used. The absolute value of the threshold can be determined for any input swings according to [Equation 4-1](#) below:

$$\text{Threshold} = \frac{1.9\text{mV} \times (\text{DDI}[0..3]_{\text{LOS_THRESHOLD_CONTROL}}) \times 53}{(\text{DEVICE_SPECIFIC_LOS_THRESHOLD})} \quad \text{Equation 4-1}$$

where DEVICE_SPECIFIC_LOS_THRESHOLD specifies the LOS threshold value for a 100mV input swing at SD-rate specific to each device. The other rates scale according to the fractional relationship given in [Figure 4-1](#) and [Figure 4-2](#) below.




Figure 4-1: LOS Threshold at 100mV Input Swing vs. Low Frequency Rates for a Nominal DEVICE_SPECIFIC_LOS_THRESHOLD of 53

Note: Edge detection method is recommended for signals in shaded areas.




Figure 4-2: LOS Threshold at 100mV Input Swing vs. SDI Data Rates for a Nominal DEVICE_SPECIFIC_LOS_THRESHOLD of 53

Strength detection is unaffected by the Trace EQ settings in INPUT_CONTROL_REG_0.

When edge detection is used as the method of LOS detection the corresponding GPIO pin will be HIGH (signal lost) when no transitions are detected on the selected input. The corresponding GPIO pin will be LOW (signal present) when transitions are detected on the input. The LOS status is also available through the LOS bit in the PLL_STATUS register, and as a sticky status through the LOS_STICKY bit in the STICKY_STATUS register at address 50_h.

4.3.2 Lock Detection

The GS6152 lock detection circuitry outputs a LOCKED status signal which indicates that the CDR has achieved phase lock to the incoming data stream. The LOCKED signal is an active HIGH output available to the application on any of the GPIO[3:0] multi-function status and control pins. It is selected for output using the GPIO[3:0]_IO_SELECT and GPIO[3:0]_SELECT bits accessible in the GPIO_CONTROL_REG_0 and GPIO_CONTROL_REG_1 registers. By default, LOCKED is output on GPIO1.

The LOCKED status is available from the LOCKED bit in the PLL_STATUS register, and the LOCK_LOST_STICKY bit in the STICKY_STATUS register indicates whether lock has been lost since the bit was last cleared.

4.3.2.1 Synchronous and Asynchronous Lock Time

Asynchronous lock time is defined as the time it takes the device to lock when a signal is first applied to the serial digital inputs, or when the signal rate changes.

The synchronous lock time is defined as the time it takes the device to lock to a signal which has been momentarily interrupted.

The asynchronous and synchronous lock times are defined in [Table 2-3: AC Electrical Characteristics](#).

To qualify for synchronous lock time, the maximum interruption time of the signal is 10µs for a 270Mb/s signal. 1.485Gb/s, 2.97Gb/s, and 5.94Gb/s signals, as well as their f/1.001 components have a maximum interruption time of 6µs. The new signal, after interruption, must have the same frequency as the original signal but can have arbitrary phase.

4.3.3 Rate Detection

The GS6152 can be manually forced to lock to a specific supported data rate, or automatically search for and lock to supported rates. The selection between manual and automatic rate selection is through the FORCE_PLL_RATE and FORCE_PLL_RATE_ENABLE bits of the PLL_CONTROL register at address 4C_h. By default the device is set to automatically search for supported SDI rates.

When set to automatically detect supported data rates, the device repeatedly cycles through each supported rate that is enabled through the RATE_ENABLE_5G94, RATE_ENABLE_2G97, RATE_ENABLE_1G485, RATE_ENABLE_270M and RATE_ENABLE_125M bits of the PLL_CONTROL register, until the device phase locks to one of the enabled rates. If lock is lost the rate search resumes, continuously testing for each rate in sequence until lock is regained.

The device reports the current data rate setting of the automatic rate search state machine through the DETECTED_RATE bits in the PLL_STATUS register at address 4F_h. Each bit of DETECTED_RATE is also available to output through the GPIO pins, selected for output using the GPIO[3:0]_IO_SELECT and GPIO[3:0]_SELECT bits accessible in the GPIO_CONTROL_REG_0 register. The supported rates that the DETECTED_RATE bits can output are shown in [Table 4-3](#) below.

Table 4-3: Automatic Rate Detection - Supported Data Rates

DETECTED_RATE	Data Rate
000	125Mb/s – MADI
001	270Mb/s – SD
010	1.485Gb/s – HD
011	2.97Gb/s – 3G
100	5.94Gb/s – 6G

4.3.4 Low/High Bit Rate Detection for Slew Rate Control

A status output named LBR_HBR is provided to control the slew rate selection input of a downstream SDI cable driver. It can be connected to the SD_EN input of drivers such as the GS6080 or GS6081 using the Semtech recommended application circuit.

When this signal is HIGH, the data rate is 270Mb/s (SD) or 125Mb/s (MADI). This signal is LOW for all other supported data rates, and when the GS6152 is operating in Bypass Mode or any time the device is not locked.

The LBR_HBR output signal is available to the application on any of the GPIO[3:0] multifunction status and control pins. It is selected for output using the GPIO[3:0]_IO_SELECT and GPIO[3:0]_SELECT bits accessible in the GPIO_CONTROL_REG_0 and GPIO_CONTROL_REG_1 registers. By default, LBR_HBR is output on GPIO2.

4.4 Low Power Modes

The device can be programmed via the GSPI to operate in two different low power modes. SLEEP mode has minimum power consumption at the expense of recovery time upon de-assertion of the FORCE_PWRDN_SLEEP bit. STANDBY mode has higher power consumption relative to SLEEP mode but minimizes time to return to operation on de-assertion of the FORCE_PWRDN_STANDBY bit. The features affected by each mode are outlined below.

SLEEP mode:

- LOS detection remains functional
- The GSPI remains functional
- The reference oscillator remains functional

STANDBY mode:

- LOS detection remains functional
- The GSPI remains functional
- The reference oscillator remains functional
- The VCO and PLL remains functional so as to minimize the lock time when a signal is detected
- The rate detector remains set to the last valid data rate. On detection of a signal, the last valid rate is tested first by the rate detect state machine

The device can be programmed to automatically enter into SLEEP or STANDBY mode when LOS is asserted by programming the AUTO_PWRDN_DISABLE bit in the PWRDN_CONTROL register at address 17_h. The AUTO_PWRDN_MODE bit in the same register selects which mode, SLEEP or STANDBY, is entered into upon assertion of LOS.

The device also features a power-save feature that reduces power when the CDR is locked to HD, 3G or 6G rates. The HS_LOCKED_POWER_SAVE parameter of register PWR_CONTROL at address D2_h can be set to 1 to enable this feature.

4.5 Serial Data Output

The GS6152 has two current-mode differential output drivers, each capable of driving up to 930mV_{ppd} differential into an external 100Ω differential load.

The output drivers operate with any binary coded signal with supported data rates up to 5.94Gb/s. This is applicable to the serial data (DDO, \overline{DDO} , DDO1, $\overline{DDO1}$) outputs of the device.

4.5.1 Output Impedance

Each of the GS6152's output buffers include two on-chip, 50Ω termination resistors.

4.5.2 Output Signal Interface Levels

The serial digital outputs operate within specification with an output CML power supply of 1.2V to 2.5V.

4.5.3 Adjustable Output Swing

Through the GSPI, the output swing can be set in the range from approximately 230mV_{ppd} to 930mV_{ppd} in 45mV_{ppd} increments, when the outputs are terminated with 50Ω loads. For the exact values, please see [Table 4-4](#) below.

The output swing for each data rate is controlled using the bits in the DRIVER_CONTROL_REG_3, DRIVER_CONTROL_REG_4, DRIVER_CONTROL_REG_5, and DRIVER_CONTROL_REG_6 registers at addresses 1C_h through 1F_h.

The device automatically adjusts the swing setting depending on the state of the device (i.e. detected rate, bypass mode, or mute). There are separate register controls for mute, bypass and each data rate.

Table 4-4: Serial Digital Output Swing Settings

Register Setting (See Note 1)	Min	Typ	Max	Units
0000 _b	175	230	290	mV
0001 _b	205	275	345	mV
0010 _b	245	325	405	mV
0011 _b (default)	280	370	460	mV
0100 _b	310	410	510	mV
0101 _b	345	460	575	mV
0110 _b	380	510	640	mV
0111 _b	420	560	700	mV

Table 4-4: Serial Digital Output Swing Settings (Continued)

Register Setting (See Note 1)	Min	Typ	Max	Units
1000 _b	455	605	760	mV
1001 _b	490	655	820	mV
1010 _b	530	705	880	mV
1011 _b	565	755	945	mV
1100 _b	600	800	1000	mV
1101 _b	630	840	1050	mV
1110 _b	670	890	1110	mV
1111 _b	700	930	1160	mV


Note:

1. Applicable registers that can be programmed with the values shown above are DDO0_SWING_1G485, DDO0_SWING_270M, DDO0_SWING_125M, DDO0_SWING_BYPASS, DDO0_SWING_MUTE, DDO0_SWING_5G94, DDO0_SWING_2G97, DDO1_SWING_1G485, DDO1_SWING_270M, DDO1_SWING_125M, DDO1_SWING_BYPASS, DDO1_SWING_MUTE, DDO1_SWING_5G94, and DDO1_SWING_2G97

4.5.4 Output De-emphasis

The GS6152 features adjustable output de-emphasis to compensate for PCB dielectric trace loss. Each output can be independently set to a different de-emphasis setting for each detected rate through controls found in the DRIVER_CONTROL_REG_1 and DRIVER_CONTROL_REG_2 registers.

The effect of de-emphasis, illustrated in Figure 4-3, is to attenuate the swing of bits that do not follow a bit transition (V_{DE}). The swing of bits that do follow a bit transition (V_{nom}) is set by the output swing registers found in Section 4.5.3 and do not depend on the de-emphasis settings.

**Figure 4-3: De-emphasis Waveform**

The default de-emphasis settings for each rate are given in the register descriptions for DRIVER_CONTROL_REG_1 and DRIVER_CONTROL_REG_2 in Table 5-1. De-emphasis is

disabled on both outputs in Bypass mode, when the output is muted, or when the device is not locked.

4.5.5 Output Common Mode Voltage

The output common mode voltage level (V_{CMOUT}) is a function of the output voltage swing, the output driver supply voltage (V_{CC_DDO}) and how the transmission line is terminated. If the outputs are terminated through 50Ω resistors to a voltage V_{TERM} equal to V_{CC_DDO} , as shown in Figure 4-5 below, the output common mode voltage is given by the following expression:

$$V_{CMOUT} = V_{CC_DDO} - \frac{\Delta V_{DDO}}{4} \quad \text{Equation 4-2}$$

If the differential outputs are terminated across a 100Ω resistor, as shown in Figure 4-4 below, the output common mode voltage is given by the following expression:

$$V_{CMOUT} = V_{CC_DDO} - \frac{\Delta V_{DDO}}{2} \quad \text{Equation 4-3}$$




Figure 4-4: 100Ω Parallel Output Termination




Figure 4-5: 50Ω Termination to V_{TERM}

4.6 Output Mute and Disable

The GS6152 outputs can each be individually muted using the DDO0_MUTE and DDO1_MUTE bits in the DRIVER_CONTROL_REG_0 register at address 19_h.

Each output can also be independently disabled through either register or GPIO control.

When disabled each pin of the output is pulled to V_{CC_DDO} . Register DRIVER_CONTROL_REG_0 contains both register based disable bits (DDO0_DISABLE, DDO1_DISABLE) and bits for selection between register and GPIO control (DDO0_DISABLE_SELECT, DDO1_DISABLE_SELECT). For GPIO control refer to Section 4.10.

By default DDO0, $\overline{DDO0}$ is enabled/disabled through register control and set to enabled. DDO1, $\overline{DDO1}$ is enabled by default.

4.7 Bypass Mode

In CDR Bypass mode, the GS6152 passes the input data to the outputs, bypassing the retiming functionality.

There are two bits in the control registers that control the bypass function: MANUAL_BYPASS and AUTO_BYPASS in the CDR_BYPASS register at address 20_h. The MANUAL_BYPASS bit is inactive (set to 0) by default. The AUTO_BYPASS bit is active (set to 1) by default, and places the GS6152 CDR into bypass mode when the PLL is not locked to a data rate. The bypass function does not affect the trace equalization function of the device.

Note: If MANUAL_BYPASS is active, it overrides the AUTO_BYPASS bit setting.

4.8 DVB-ASI

The GS6152 has the ability to reclock DVB-ASI signals at 270Mb/s. All relevant settings and control registers that apply to SD-SDI signals at 270Mb/s are also compatible with DVB-ASI signals at 270Mb/s.

4.9 Device Power Up

4.9.1 Power on Reset (POR)

The GS6152 features an on-chip power-on-reset that places all registers and internal state machines into their known, default states when the chip is powered up.

4.9.2 Reset Pin ($\overline{\text{RST}}$)

When the $\overline{\text{RST}}$ pin is set LOW, all functional blocks are set to their default conditions and high-speed data and digital functionality is suspended. When it is set HIGH, normal operation of the device resumes 0.5ms after the LOW-to-HIGH transition of the signal. This pin is not required at power up and may be left unconnected.

4.10 GPIO Pins Configuration

The GS6152 has four GPIO pins that can each be configured as outputs for various internal status signals, or as inputs to disable either output-driver through pin control. The bits GPIO[0:3]_IO_SELECT are used to configure the GPIO pins as outputs (0) or inputs (1). The signals that are output or input on the GPIO pins are selected on GPIO_CONTROL_REG_0 and GPIO_CONTROL_REG_1. The signals that can be output on the GPIO pins are listed in [Table 4-5](#) below.

Table 4-5: GPIO Status Outputs

GPIO[0:3]_SELECT	Parameter	Description
0000	LOS	Loss of signal indication - High when there is no detected signal on the selected DDI input
0001	LOCKED	Phase lock indication - High when the CDR has phase-locked to a valid input signal
0010	LBR_HBR	Low bit-rate/High bit-rate - High when the part is locked to the SD data rate; low for all other data rates and in bypass.
0101	RATE_DET0	Rate Detect - Three bits used in conjunction that represent the data rate detected by the rate search state machine. Refer to Table 4-3 for rate encoding details.
0110	RATE_DET1	
0111	RATE_DET2	
1000	LOCKED_125M	High when the rate search state machine is locked to a MADI data rate (125Mb/s)
1001	LOCKED_270M	High when the rate search state machine is locked to an SD data rate (270Mb/s)
1010	LOCKED_1G485	High when the rate search state machine is locked to an HD data rate (1.485Gb/s)
1011	LOCKED_2G97	High when the rate search state machine is locked to a 3G data rate (2.97Gb/s)
1100	LOCKED_5G94	High when the rate search state machine is locked to a 6G data rate (5.94Gb/s)
1101	RATE_CHANGE	When a change in the data rate is detected by the rate search state machine, the RATE_CHANGE signal is pulsed high for a duration of 37ns

The signals that can be input on the GPIOs are listed in [Table 4-6](#) below.

Table 4-6: GPIO Signal Inputs

GPIO[0:3]_SELECT	Parameter	Description
0000	DDO0_DISABLE	Disables serial data output 0 ($\overline{DDO0}$, DDO0)
0001	DDO1_DISABLE	Disables serial data output 1 ($\overline{DDO1}$, DDO1)

By default, the GPIO pins are configured to the following parameters:

- GPIO0: LOS (output)
- GPIO1: LOCKED (output)
- GPIO2: LBR_HBR (output)
- GPIO3: DDO1_DISABLE (input)

4.11 GSPI Host Interface

The GS6152 is controlled via the Gennum Serial Peripheral Interface (GSPI).

The GSPI host interface is comprised of a serial data input signal (SDIN pin), serial data output signal (SDOUT pin), an active-low chip select (\overline{CS} pin) and a burst clock (SCLK pin).

The GS6152 is a slave device, therefore the SCLK, SDIN and \overline{CS} signals must be sourced by the application host processor.

All read and write access to the device is initiated and terminated by the application host processor.

It is strongly recommended to connect the GSPI pins of the GS6152 to a host/system processor/controller or FPGA to facilitate optimization of the device to meet specific application requirements. Modification of many device settings is only facilitated through the GSPI of the GS6152, and is not available on external pins.

4.11.1 \overline{CS} Pin

The Chip Select pin (\overline{CS}) is an active-low signal provided by the host processor to the GS6152.

The high-to-low transition of this pin marks the start of serial communication to the GS6152.

The low-to-high transition of this pin marks the end of serial communication to the GS6152.

There is an option for each device to use a separate unique Chip Select signal from the host processor or for up to 32 devices to be connected to a single Chip Select when making use of the Unit Address feature.

Only those devices whose Unit Address matches the UNIT ADDRESS in the GSPI Command Word will respond to communication from the host processor (unless the B'CAST ALL bit in the GSPI Command Word is set to 1).

4.11.2 SDIN Pin

The SDIN pin is the GSPI serial data input pin of the GS6152.

The 16-bit Command and Data Words from the host processor or from the SDOUT pin of other devices are shifted into the device on the rising edge of SCLK when the \overline{CS} pin is low.

4.11.3 SDOUT Pin

The SDOUT pin is the GSPI serial data output of the GS6152.

All data transfers out of the GS6152 to the host processor or to the SDIN pin of other connected devices occur from this pin.

By default at power up or after system reset, the SDOUT pin provides a non-clocked path directly from the SDIN pin, regardless of the \overline{CS} pin state, except during the GSPI Data

Word portion for read operations to the device. This allows multiple devices to be connected in Loop-Through configuration.

For read operations, the SDOUT pin is used to output data read from an internal Configuration and Status Register (CSR) when \overline{CS} is LOW. Data is shifted out of the device on the falling edge of SCLK, so that it can be read by the host processor or other downstream connected device on the subsequent SCLK rising edge.

4.11.3.1 GSPI Link Disable Operation

It is possible to disable the direct SDIN to SDOUT (Loop-Through) connection by writing a value of 1 to the GSPI_LINK_DISABLE bit in REGISTER_0. When disabled, any data appearing at the SDIN pin will not appear at the SDOUT pin and the SDOUT pin is HIGH.

Note: Disabling the Loop-Through operation is temporarily required when initializing the Unit Address for up to 32 connected devices.

The time required to enable/disable the Loop-Through operation from assertion of the register bit is less than the GSPI configuration command delay as defined by the parameter $t_{cmd_GSPI_config}$ (5 SCLK cycles).

Table 4-7: GSPI_LINK_DISABLE Bit Operation

Bit State	Description
0	SDIN pin is looped through to the SDOUT pin
1	Data appearing at SDIN does not appear at SDOUT, and SDOUT pin is HIGH.




Figure 4-6: GSPI_LINK_DISABLE Operation

4.11.3.2 GSPI Bus-Through Operation

Using GSPI Bus-Through operation, the GS6152 can share a common PCB trace with other GSPI devices for SDOUT output.

When configured for Bus-Through operation, by setting GSPI_BUS_THROUGH_ENABLE bit to 1, the SDOUT pin will be high-impedance when the \overline{CS} pin is HIGH.

When the \overline{CS} pin is LOW, the SDOUT pin will be driven and will follow regular read and write operation as described in [Section 4.11.3](#).

Multiple chains of GS6152 devices can share a single SDOOUT bus connection to host by configuring the devices for Bus-Through operation. In such configuration, each chain requires a separate Chip Select (\overline{CS}).




Figure 4-7: GSPI_BUS_THROUGH_ENABLE Operation

4.11.4 SCLK Pin

The SCLK pin is the GSPI serial data shift clock input to the device, and must be provided by the host processor.

Serial data is clocked into the GS6152 SDIN pin on the rising edge of SCLK. Serial data is clocked out of the device from the SDOOUT pin on the falling edge of SCLK (read operation). SCLK is ignored when \overline{CS} is HIGH.

The maximum interface clock rate is 27MHz.

4.11.5 Command Word Description

All GSPI accesses are a minimum of 32 bits in length (a 16-bit Command Word followed by a 16-bit Data Word) and the start of each access is indicated by the high-to-low transition of the chip select (\overline{CS}) pin of the GS6152.

The format of the Command Word and Data Words are shown in [Figure 4-8](#).

Data received immediately following this high-to-low transition will be interpreted as a new Command Word.

4.11.5.1 R/ \overline{W} bit - B15 Command Word

This bit indicates a read or write operation.

When R/ \overline{W} is set to 1, a read operation is indicated, and data is read from the register specified by the ADDRESS field of the Command Word.

When R/ \overline{W} is set to 0, a write operation is indicated, and data is written to the register specified by the ADDRESS field of the Command Word.

4.11.5.2 B'CAST ALL - B14 Command Word

This bit is used in write operations to configure all devices connected in Loop-Through and Bus-Through configuration with a single command.

When B'CAST ALL is set to 1, the following Data Word (AUTOINC = 0) or Data Words (AUTOINC = 1) are written to the register specified by the ADDRESS field of the Command Word (and subsequent addresses when AUTOINC = 1), regardless of the setting of the UNIT ADDRESS(es).

When B'CAST ALL is set to 0, a normal write operation is indicated. Only those devices that have a Unit Address matching the UNIT ADDRESS field of the Command Word write the Data Word to the register specified by the ADDRESS field of the Command Word.

4.11.5.3 EMEM - B13 Command Word

When the EMEM bit is 1 the Address Word is extended to 23 bits to allow access to registers located in the extended memory space.

When the EMEM bit is 0, the address word is limited to 7 bits.

4.11.5.4 AUTOINC - B12 Command Word

When AUTOINC is set to 1, Auto-Increment read or write access is enabled.

In Auto-Increment Mode, the device automatically increments the register address for each contiguous read or write access, starting from the address defined in the ADDRESS field of the Command Word.

The internal address is incremented for each 16-bit read or write access until a low-to-high transition on the \overline{CS} pin is detected.

When AUTOINC is set to 0, single read or write access is required.

Auto-Increment write must not be used to update values in HOST_CONFIG.

4.11.5.5 UNIT ADDRESS - B11:B7 Command Word

The 5 bits of the UNIT ADDRESS field of the Command Word are used to select one of 32 devices connected on a single chip select in Loop-Through or Bus-Through configurations.

Read and write accesses are only accepted if the UNIT ADDRESS field matches the programmed DEVICE_UNIT_ADDRESS in HOST_CONFIG.

By default at power-up or after a device reset, the DEVICE_UNIT_ADDRESS is set to 00h

4.11.5.6 ADDRESS - B6:B0 Command Word

If the extended memory is not being accessed (EMEM = 0), the 7 bits of the ADDRESS field are used to select one of 128 register addresses in the device in single read or write access mode, or to set the starting address for read or write accesses in Auto-Increment Mode.




Figure 4-8: Command and Data Word Format

When EMEM is set to 1, the Address Word is extended to 23 bits. The Command and Data Word format will be extended by another 16 bits, and is shown in Figure 4-9 below.




Figure 4-9: Command and Data Word Format with EMEM set to 1

4.11.6 GSPI Transaction Timing




Figure 4-10: GSPI External Interface Timing

Table 4-8: GSPI Timing Parameters

Parameter	Symbol	Equivalent SCLK Cycles (at 27MHz)	Min	Typ	Max	Units
SCLK frequency			—	—	27	MHz
CS low before SCLK rising edge	t_0		2.0	—	—	ns
SCLK period	t_1		37	—	—	ns
SCLK duty cycle	t_2		40	50	60	%
Input data setup time	t_3		2.7	—	—	ns
SCLK idle time - write	t_4	1	37	—	—	ns
SCLK idle time - read	t_5	5	161.0	—	—	ns

Table 4-8: GSPI Timing Parameters (Continued)

Parameter	Symbol	Equivalent SCLK Cycles (at 27MHz)	Min	Typ	Max	Units
Inter-command delay time	t_{cmd}	4	120.0	—	—	ns
Inter-command delay time (after GSPI configuration write)	$t_{cmd_GSPI_conf}^1$	5	162.0	—	—	ns
SDO after SCLK falling edge	t_6		—	—	7.5	ns
CS high after final SCLK falling edge	t_7		0.0	—	—	ns
Input data hold time	t_8		1.0	—	—	ns
\overline{CS} high time	t_9		57.0	—	—	ns
SDIN to SDOOUT combinational delay			—	—	5.0	ns
Max. chips daisy chained at max SCLK frequency	When host clocks in SDOOUT data on rising edge of SCLK		—	—	1	GS6152 chips
Max. frequency for 32 daisy-chained devices			—	—	2.1	MHz
Max. chips daisy-chained at max. SCLK frequency	When host clocks in SDOOUT data on falling edge of SCLK		—	—	3	GS6152 chips
Max. frequency for 32 daisy-chained devices			—	—	2.2	MHz

Note:

- $t_{cmd_GSPI_conf}$ inter-command delay must be used whenever modifying HOST_CONFIG register at address 0x00

4.11.7 Single Read/Write Access

Single read/write access timing for the GSPI interface is shown in [Figure 4-11](#) to [Figure 4-15](#).

When performing a single read or write access, one Data Word is read from/written to the device per access. Each access is a minimum of 32-bits long, consisting of a Command Word and a single Data Word. The read or write cycle begins with a high-to-low transition of the \overline{CS} pin. The read or write access is terminated by a low-to-high transition of the \overline{CS} pin.

The maximum interface clock rate is 27MHz and the inter-command delay time indicated in the figures as t_{cmd} , is a minimum of 4 SCLK clock cycles. After modifying values in HOST_CONFIG, the inter-command delay time, $t_{cmd_GSPI_config}$, is a minimum of 5 SCLK clock cycles.

For read access, the time from the last bit of the Command Word to the start of the data output, as defined by t_5 , corresponds to no less than 5 SCLK clock cycles at 27MHz.




Figure 4-11: GSPI Write Timing – Single Write Access with Loop-Through Operation (default)




Figure 4-12: GSPI Write Timing – Single Write Access with GSPI Link-Disable Operation




Figure 4-13: GSPI Write Timing – Single Write Access with Bus-Through Operation




Figure 4-14: GSPI Read Timing – Single Read Access with Loop-Through Operation (default)




Figure 4-15: GSPI Read Timing – Single Read Access with Bus-Through Operation

4.11.8 Auto-increment Read/Write Access

Auto-increment read/write access timing for the GSPI interface is shown in [Figure 4-16](#) to [Figure 4-20](#).

Auto-increment mode is enabled by the setting of the AUTOINC bit of the Command Word.

In this mode, multiple Data Words can be read from/written to the device using only one starting address. Each access is initiated by a high-to-low transition of the \overline{CS} pin, and consists of a Command Word and one or more Data Words. The internal address is automatically incremented after the first read or write Data Word, and continues to increment until the read or write access is terminated by a low-to-high transition of the \overline{CS} pin.

Note: Writing to HOST_CONFIG using Auto-increment access is not allowed.

The maximum interface clock rate is 27MHz and the inter-command delay time indicated in the diagram as t_{cmd} , is a minimum of 4 SCLK clock cycles.

For read access, the time from the last bit of the first Command Word to the start of the data output of the first Data Word as defined by t_5 , will be no less than 5 SCLK cycles at 27MHz. All subsequent read data accesses will not be subject to this delay during an Auto-Increment read.




Figure 4-16: GSPI Write Timing – Auto-Increment with Loop-Through Operation (default)




Figure 4-17: GSPI Write Timing – Auto-Increment with GSPI Link Disable Operation




Figure 4-18: GSPI Write Timing – Auto-Increment with Bus-Through Operation




Figure 4-19: GSPI Read Timing – Auto-Increment Read with Loop-Through Operation (default)




Figure 4-20: GSPI Read Timing – Auto-Increment Read with Bus-through Operation

4.11.9 Setting a Device Unit Address

Multiple (up to 32) GS6152 devices can be connected to a common Chip Select (\overline{CS}) in Loop-Through or Bus-Through operation.

To ensure that each device selected by a common \overline{CS} can be separately addressed, a unique Unit Address must be programmed by the host processor at start-up as part of system initialization or following a device reset.

Note: By default at power up or after a device reset, the `DEVICE_UNIT_ADDRESS` of each device is set to 0h and the `SDIN->SDOUT` non-clocked loop-through for each device is enabled.

These are the steps required to set the `DEVICE_UNIT_ADDRESS` of devices in a chain to values other than 0:

1. Write to Unit Address 0 selecting `HOST_CONFIG` (`ADDRESS = 0`), with the `GSPI_LINK_DISABLE` bit set to 1 and the `DEVICE_UNIT_ADDRESS` field set to 0. This disables the direct `SDIN->SDOUT` non-clocked path for all devices on chip select.
2. Write to Unit Address 0 selecting `HOST_CONFIG` (`ADDRESS = 0`), with the `GSPI_LINK_DISABLE` bit set to 0 and the `DEVICE_UNIT_ADDRESS` field set to a unique Unit Address. This configures `DEVICE_UNIT_ADDRESS` for the first device in the chain. Each subsequent such write to Unit Address 0 will configure the next device in the chain. If there are 32 devices in a chain, the last (32nd) device in the chain must use `DEVICE_UNIT_ADDRESS` value 0.
3. Repeat step 2 using new, unique values for the `DEVICE_UNIT_ADDRESS` field in `HOST_CONFIG` until all devices in the chain have been configured with their own unique Unit Address value.

Note: $t_{cmd_GSPI_conf}$ delay must be observed after every write that modifies `HOST_CONFIG`.

All connected devices receive this command (by default the Unit Address of all devices is 0), and the Loop-Through operation will be re-established for all connected devices.

Once configured, each device will only respond to Command Words with a `UNIT ADDRESS` field matching the `DEVICE_UNIT_ADDRESS` in `HOST_CONFIG`

Note: Although the Loop-Through and Bus-Through configurations are compatible with previous generation GSPI enabled devices (backward compatibility), only devices supporting Unit Addressing can share a chip select. All devices on any single chip select must be connected in a contiguous chain with only the last device's `SDOUT` connected to the application host processor. Multiple chains configured in Bus-Through mode can have their final `SDOUT` outputs connected to a single application host processor input.

4.11.10 Default GSPI Operation

By default at power up or after a device reset, the GS6152 is set for Loop-Through Operation and the internal DEVICE_UNIT_ADDRESS field of the device is set to 0.

Figure 4-21 shows a functional block diagram of the Configuration and Status Register (CSR) map in the GS6152 for non-extended memory accesses (EMEM = 0).




Figure 4-21: Internal Register Map Functional Block Diagram

The steps required for the application host processor to write to the Configuration and Status Registers via the GSPI, are as follows:

1. Set Command Word for write access ($R/\overline{W} = 0$) to the local registers 0h-80h; set Auto Increment; set the Unit Address field in the Command Word to match the configured DEVICE_UNIT_ADDRESS which will be zero. Write the Command Word.
2. Write the Data Word to be written to the first register.
3. Write the Data Word to be written to the next register in Auto Increment mode, etc.

Read access is the same as the above with the exception of step 1, where the Command Word is set for read access ($R/\overline{W} = 1$).

Note: The UNIT ADDRESS field of the Command Word must always match DEVICE_UNIT_ADDRESS for an access to be accepted by the device. Changing DEVICE_UNIT_ADDRESS to a value other than 0 is only required if multiple devices are connected to a single chip select (in Loop-Through or Bus-Through configuration.)

4.12 Diagnostic Features

To aid in debug, the GS6152 has an on-chip eye monitoring, error counting and PRBS-signal generation features that can be used to check system links for error-free operation. The PRBS signal generator outputs a PRBS7 bit stream (x^7+x^6+1 polynomial) or clock (at the reference or divided rates) which can be clocked from either an on-chip or off-chip source. The eye monitor is a 128-bit horizontal eye monitor (HEM) that can automatically detect the error-free eye width, the first error-free phase position and provide a bitmap of the error status of each phase without affecting the retiming capability of the CDR. Additionally, the HEM can be configured to manually count the number of errors at a given phase for a given time interval or to continually count errors until programmed to stop. In any of these three modes, described in the next section, [Section 4.12.1](#), the criteria for measuring a bit error can also be set to measure bit errors of arbitrary data (in which the input to the CDR is assumed to be BER-free at some phase) or by checking against a PRBS7 bit stream for measuring error-free performance of upstream devices. PRBS checking is described in [Section 4.12.2](#). The PRBS generator is described in [Section 4.12.3](#). The HEM and PRBSCHK features operate at 3Gb/s and HD data rates, while the PRBS generator operates at 3G, HD, SD and MADI rates.

4.12.1 Horizontal Eye Monitor Modes

The three modes of bit error characterization of the HEM are described below. In this section it is assumed that arbitrary data is being input and checked. For each of these modes (and the PRBS7 input data checking mode in [section 4.12.3](#)) the Horizontal Eye Monitor must be enabled by setting the HORIZONTAL_EYE_MON_ENABLE bit of the EYE_MON_ENABLE register at address 23h.

4.12.1.1 Automatic Eye Scan

The automatic eye-scan mode measures the error-free eye width and first error-free phase (EYE_WIDTH and STARTING_PHASE bits, respectively, of EYE_MON_STATUS_REG_2) position as well as the resultant error bitmap of each of the 128 phases (EYE_BITMAP bits of EYE_MON_STATUS_REG_4 to EYE_MON_STATUS_REG_11, least-significant bits correspond to leftmost bits). A bit value of 1 in the bitmap indicates error-free operation at the phase that corresponds to the bit. A bit value of 0 indicates more than the ERROR_THRESHOLD number of errors have been counted and the bit is considered as an error bit. It should be noted that the eye is not necessarily centered in the results, i.e. the crossing may be in the center of the bitmap and the open eye can wrap around from phase 127 back to 0. The automatic eye scan takes this into account and calculates the value for the error-free eye across the wrapping while the error-free phase corresponds to the leftmost portion of the error-free eye rather than the leftmost error-free phase in the bitmap. Refer to [Figure 4-22](#) below.




Figure 4-22: Example Eye Monitor Bitmap

With the eye monitor enabled by setting the HORIZONTAL_EYE_MON_ENABLE bit an eye scan is started by writing a 1 to the AUTO_SCAN_START bit of the EYE_MON_SCAN_START register. The eye-scan state machine then scans the eye and writes a 0 to the AUTO_SCAN_START bit when it completes. The values in the above registers are then valid if lock was not lost at any point during the eye scan. It is therefore recommended that the LOCK_LOST_STICKY bit of the STICKY_STATUS register is cleared before running the eye scan and checking its value after the eye scan is complete.

After a successful automatic eye scan, the EYE_WIDTH bits hold a value corresponding to the number of phases that had errors that did not exceed a predefined threshold. This error threshold is defined as the number of errors that must be observed before the phase is deemed to be not error-free and is set in the ERROR_THRESHOLD bits of the EYE_MON_CONTROL_REG_4 register. By default the error threshold is set to 3.

A typical relationship between the EYE_WIDTH result and the input jitter amplitude is given in [Figure 4-22](#).




Figure 4-23: HEM Eye Width vs. Input Jitter

The eye scan state machine counts errors at each of the 128 phases to determine the above eye parameters, returning a 1 in the appropriate bit of the bitmap for an error-free measurement, and a 0 when an error has been detected. The length of each measurement, SAMPLE_TIME, is determined by Equation 4-4.

$$\text{SAMPLE_TIME} = \text{MEASUREMENT_PREDIVIDER} \times (\text{MEASUREMENT_TIME} + 1) \times 1 / (108\text{MHz}) \quad \text{Equation 4-4}$$

In Equation 4-4, MEASUREMENT_PREDIVIDER and MEASUREMENT_TIME are bits of the EYE_MON_CONTROL_REG_1 and EYE_MON_CONTROL_REG_2 registers, respectively. By default MEASUREMENT_PREDIVIDER is set to 4x (bit value 0) and MEASUREMENT_TIME is set to A8B_h yielding a default measurement time per phase of 100µs. The length of time to complete a full eye scan is then approximately 128 bits x SAMPLE_TIME x 2 passes. Two passes are executed by the state machine when checking arbitrary data to map the left and right portions of the eye separately.

The equivalent bit-error-rate is then defined as at least ERROR_THRESHOLD / (data rate * SAMPLE_TIME) for phases with errors.

4.12.1.2 Single Timed Measurement

A manual timed measurement can be used to count the number of errors at a single phase for a pre-defined length of time. The length of the measurement is defined by the number of bit errors recorded is stored in the ERROR_COUNT bits of the

EYE_MON_STATUS_REG_3 register. The phase to be measured is set by setting the MANUAL_PHASE bit of EYE_MON_CONTROL_REG_5, and for arbitrary data the EYE_MON_WINDOW setting of the EYE_MON_CONTROL_REG_6.

For arbitrary data patterns the EYE_MON_WINDOW setting sets which portion of the eye is being measured. The result for any phase is the lesser result stored in ERROR_COUNT of the measurements at each EYE_MON_WINDOW setting, 0 and 1.

For PRBS7 data only the MANUAL_PHASE bit needs to be set and the EYE_MON_WINDOW bit can be arbitrarily set. The left and right portions of the eye are overlapped (wrap around the bit map).

Resetting the error indicator to 0 is done by programming the EYE_MON_FORCE_CLEAR and EYE_MON_CLEAR bits of the EYE_MON_CONTROL_REG_6 register to 1. Both bits should be set to 0 before starting a new measurement.

4.12.1.3 Continuous Measurement

A manual continuous measurement can be used to continually count the number of errors at a single phase until explicitly stopped by disabling the manual continuous mode. A continuous measurement is started by first setting the MANUAL_PHASE bit of EYE_MON_CONTROL_REG_5, and for arbitrary data the EYE_MON_WINDOW setting of the EYE_MON_CONTROL_REG_6, then enabling the measurement by setting the CONTINUOUS_SCAN_ENABLE bit of the EYE_MON_CONTROL_REG_0 register to 1 (enable measurement).

When it is desired to stop the measurement the CONTINUOUS_SCAN_ENABLE bit of the EYE_MON_CONTROL_REG_0 register should be set to 0 (disable measurement). The result, the number of errors counted, is stored in ERROR_COUNT bits of the EYE_MON_STATUS_REG_3 register.

Resetting the error indicator to 0 is done by programming the EYE_MON_FORCE_CLEAR and EYE_MON_CLEAR bits of the EYE_MON_CONTROL_REG_6 register to 1. Both bits should be set to 0 before starting a new measurement.

4.12.2 PRBS Checker

PRBS7 data streams can be checked for bit-errors at both the input of the CDR (non re-timed Trace EQ output) and output of the CDR (re-timed output). Although the general sequence for checking the input and output of the CDR are similar, different registers are used to program and check the results of each.

4.12.2.1 Input PRBS Checker

The Input PRBS checker checks the eye and/or counts bit errors at the Trace EQ output/input to the CDR. This feature can be used to optimize the Trace EQ setting, other upstream jitter optimizations or to simply check for error-free transmission to the CDR. The operation of the Input PRBS checker is similar to the Horizontal Eye Monitor for Arbitrary Data, in the previous section, providing the same functionality of automatic eye monitoring, manual timed error checking at a single phase and continuous error checking at a single phase. Because the same sequence and most of the same registers

are used to operate the Input PRBS checker (and in fact Input PRBS checking is automatically performed by the device when an Arbitrary Data eye scan or error check is performed) the user is referred to the previous section for details on programming the HEM. PRBS-specific registers which are additionally set or observed and their Arbitrary Data equivalents are given in [Table 4-9](#) below.

Table 4-9: Arbitrary Data Checker Registers and Equivalent Input PRBS7 Checker Registers

Arbitrary Data Checker		Input PRBS7 Checker	
Register	Parameter	Register	Parameter
Does Not Apply		EYE_MON_ENABLE	EYE_MON_PRBS_NODATA_SET
EYE_MON_CONTROL_REG_4	ERROR_THRESHOLD	EYE_MON_CONTROL_REG_3	EYE_MON_PRBS_ERROR_THRESHOLD
EYE_MON_CONTROL_REG_6	EYE_MON_WINDOW	Does Not Apply	
EYE_MON_CONTROL_REG_6	EYE_MON_FORCE_CLEAR	EYE_MON_CONTROL_REG_6	EYE_MON_PRBS_FORCE_CLEAR
EYE_MON_CONTROL_REG_6	EYE_MON_CLEAR	EYE_MON_CONTROL_REG_6	EYE_MON_PRBS_CLEAR
EYE_MON_STATUS_REG_2	STARTING_PHASE	EYE_MON_STATUS_REG_0	EYE_MON_PRBS_STARTING_PHASE
EYE_MON_STATUS_REG_2	EYE_WIDTH	EYE_MON_STATUS_REG_0	EYE_MON_PRBS_EYE_WIDTH
EYE_MON_STATUS_REG_2	ERROR_COUNT	EYE_MON_STATUS_REG_1	EYE_MON_PRBS_ERROR_COUNT
Does Not Apply		EYE_MON_STATUS_REG_12	EYE_MON_PRBS_NODATA

The eye bitmap registers in EYE_MON_STATUS_REG_4... EYE_MON_STATUS_REG_11 can be set to provide the bitmap when the PRBS checker is used as the criteria for bit errors when the EYE_MON_SELECT bit is set to 0 (PRBS7 bit stream).

Due to the nature of the PRBS polynomial an input without data transitions may be detected as error-free. To circumvent this possibility the EYE_MON_PRBS_NODATA bit of the EYE_MON_STATUS_REG_12 register indicates if no data transitions have been detected if the bit remains high after the EYE_MON_PRBS_NODATA_SET bit of the EYE_MON_ENABLE register has been toggled high, then low.

4.12.2.2 Re-timed Data PRBS Checker

The re-timed bit stream is checked using a separate PRBS checker which is controlled and checked with separate registers from either the arbitrary eye monitor or Input PRBS7 checker and is enabled by setting the PRBS_MON_ENABLE bit of the PRBS_CHK_CTRL register and controlled with registers PRBS_CTRL_0 ..., PRBS_CTRL_8. The results are stored in PRBS_STATUS_REG_0 and PRBS_STATUS_REG_1. The operation of the Re-timed Data PRBS checker is very similar to the Arbitrary Data HEM and Input PRBS checker and the user is referred to the previous sections for equivalent registers are given in [Table 4-10](#) below.

Table 4-10: Arbitrary Data Checker/Input PRBS7 Checker Registers and Equivalent Re-timed PRBS7 Checker Registers

Arbitrary Data Checker/Input PRBS7 Checker		Re-timed PRBS7 Checker	
Register	Parameter	Register	Parameter
EYE_MON_ENABLE	HORIZONTAL_EYE_MON_ENABLE	PRBS_CHK_CTRL	PRBS_MON_ENABLE
EYE_MON_ENABLE	EYE_MON_PRBS_NODATA_SET	PRBS_CHK_CTRL	PRBS_MON_NODATA_SET
EYE_MON_SCAN_START	MANUAL_SCAN_START	PRBS_CTRL_0	PRBS_MON_MANUAL_START
EYE_MON_SCAN_START	AUTO_SCAN_START	PRBS_CTRL_0	PRBS_MON_AUTO_SCAN_START
EYE_MON_CONTROL_REG_0	CONTINUOUS_SCAN_ENABLE	PRBS_CTRL_1	PRBS_MON_CONTINUOUS_ENABLE
EYE_MON_CONTROL_REG_0	EYE_MON_SOFT_RESET	PRBS_CTRL_1	PRBS_MON_SOFT_RESET
EYE_MON_CONTROL_REG_1	MEASUREMENT_PREDIVIDER	PRBS_CTRL_2	PRBS_MON_MEASUREMENT_PREDIVIDER
EYE_MON_CONTROL_REG_1	SAMPLE_INTERVAL	PRBS_CTRL_2	PRBS_MON_SAMPLE_INTERVAL
EYE_MON_CONTROL_REG_2	MEASUREMENT_TIME	PRBS_CTRL_3	PRBS_MON_MEASUREMENT_TIME
EYE_MON_CONTROL_REG_4	ERROR_THRESHOLD	PRBS_CTRL_4	PRBS_MON_PRBS_ERROR_THRESHOLD
EYE_MON_CONTROL_REG_5	MANUAL_PHASE	PRBS_CTRL_5	PRBS_MON_MANUAL_PHASE
EYE_MON_CONTROL_REG_6	EYE_MON_WINDOW	Does Not Apply	
EYE_MON_CONTROL_REG_6	EYE_MON_CLEAR	PRBS_CTRL_6	PRBS_MON_CLEAR
EYE_MON_CONTROL_REG_6	EYE_MON_FORCE_CLEAR	PRBS_CTRL_6	PRBS_MON_FORCE_CLEAR
EYE_MON_STATUS_REG_2	EYE_WIDTH	PRBS_STATUS_REG_0	PRBS_MON_EYE_WIDTH
EYE_MON_STATUS_REG_2	STARTING_PHASE	PRBS_STATUS_REG_0	PRBS_MON_STARTING_PHASE
EYE_MON_STATUS_REG_3	ERROR_COUNT	PRBS_STATUS_REG_1	PRBS_MON_ERROR_COUNT
EYE_MON_STATUS_REG_12	EYE_MON_PRBS_NODATA	PRBS_STATUS_REG_11	PRBS_MON_NODATA

Note: For all PRBS7 measurements two errors are counted for each error observed. The EYE_MON_ERROR_THRESHOLD and/or PRBS_MON_ERROR_THRESHOLD values should be adjusted appropriately to get the desired BER criteria.

4.12.3 PRBS Generator

A signal generator, capable of generating PRBS7 or clock pattern data, is integrated in the device. The pattern generator can be clocked by external pins (DFT_CLK_IN, DFT_CLK_IN, GS6152 only), re-timed clock from input arbitrary data or by an on-chip open-loop VCO (default). When the on-chip VCO is selected the data rate must be selected by programming the PRBSGEN_RATESEL bits of the PRBS_GEN_CTRL register.

It is important to note that while the on-chip VCO is trimmed to within 0.5% of SMPTE data rates, VT variation may extend the deviation from exact SMPTE data rates. If frequency precision is required it is recommended to use the external pins or retimed clock to provide a clock reference for the PRBS generator. The selection of reference clock for the PRBS generator is done through programming the bits as in [Table 4-11](#).

Table 4-11: Reference Clock for the PRBS Generator

PRBS_EXT_CLK	PRBSGEN_CLKSEL	Clock Reference
0	0	On-chip PRBSGEN VCO
0	1	CDR re-timed clock
1	X	Clock reference pins (GS6152 only)

To enable the PRBS generator the PRBSGEN_ENABLE bit of the PRBS_GEN_CTRL register must be set high. The PRBS bit stream starts on the falling edge of the PRBSGEN_START bit. To output the PRBS generator on the trace driver output the OUTPUT_PRBS_DATA0 and/or OUTPUT_PRBS_DATA1 bits of the DRIVER_CONTROL_REG_0 register need to be set to 1.

The PRBS generator can also output a clock instead of a PRBS7 bit stream. The clock output is selected by setting the PRBSGEN_DATASEL bit of the PRBS_GEN_CTRL register to 0. Both the PRBS7 generator and clock output can have their frequency of operation divided by 1, 2, 4 or 8 by setting the PRBSGEN_DIV bits of the PRBS_GEN_CTRL register, down to an output data rate of 125Mb/s.

Additionally, when either the On-Chip PRBSGEN VCO or the re-timed clock is used as the clock reference for the PRBS generator the phase of the output can be coarsely adjusted to 0, 90, 180 or 270° by programming PRBSGEN_PHASE bit of the PRBS_GEN_CTRL register.

Note: It is recommended that the AUTO_LOS_MUTE_ENABLE and AUTO_PWRDN_DISABLE parameters are set to disabled when the PRBS generator uses the on-chip PRBSGEN VCO or the external clock pins to avoid muting the (PRBS generator) output upon loss of signal on the input pins.

5. Host Interface Register Map

Table 5-1: Register Descriptions - Standard Address Space

Address	Register Name	Parameter Name	Bit Slice	R/W	Reset Value	Description
0 _h	HOST_CONFIG	RSVD	15:15	RW	0 _h	Reserved. Do not change.
		GSPI_LINK_DISABLE	14:14	RW	0 _h	GSPI loop-through disable.
		GSPI_BUS_THROUGH_ENABLE	13:13	RW	0 _h	GSPI bus-through enable.
		RSVD	12:5	RW	0 _h	Reserved. Do not change.
		DEVICE_UNIT_ADDRESS	4:0	RW	—	Device address programmed by application.
1 _h	DEVICE_INFO	RSVD	15:8	RO	1 _h	Reserved. Do not change.
		DEVICE_VERSION_ID	7:0	RO	—	Device Version Identifier.
2 _h	GPIO_CONTROL_REG_0	RSVD	15:14	RW	0 _h	Reserved. Do not change.
		GPIO1_IO_SELECT	13:13	RW	0 _h	GPIO1 Input/Output Select. 00 _b : Output 01 _b : Input
		RSVD	12:11	RW	0 _h	Reserved. Do not change.
		GPIO1_SELECT	10:7	RW	1 _h	GPIO1 Signal Selection If GPIO1_IO_SELECT is set to 0: 0000 _b : LOS 0001 _b : LOCKED (default) 0010 _b : LBR_HBR 0011 _b : Reserved 0100 _b : Reserved 0101 _b : RATE_DET0 0110 _b : RATE_DET1 0111 _b : RATE_DET2 1000 _b : LOCKED_125M 1001 _b : LOCKED_270M 1010 _b : LOCKED_1G485 1011 _b : LOCKED_2G97 1100 _b : LOCKED_5G94 1101 _b : RATE_CHANGE If GPIO1_IO_SELECT is set to 1: 0000 _b : DDO0_DISABLE 0001 _b : DDO1_DISABLE
		GPIO0_IO_SELECT	6:6	RW	0 _h	GPIO0 Input/Output Select. 00 _b : Output 01 _b : Input
RSVD	5:4	RW	0 _h	Reserved. Do not change.		

Table 5-1: Register Descriptions - Standard Address Space (Continued)

Address	Register Name	Parameter Name	Bit Slice	R/W	Reset Value	Description
2 _h	GPIO_CONTROL_REG_0	GPIO0_SELECT	3:0	RW	0 _h	<p>GPIO0 Signal Selection</p> <p>If GPIO0_IO_SELECT is set to 0:</p> <p>0000_b: LOS (default)</p> <p>0001_b: LOCKED</p> <p>0010_b: LBR_HBR</p> <p>0011_b: Reserved</p> <p>0100_b: Reserved</p> <p>0101_b: RATE_DET0</p> <p>0110_b: RATE_DET1</p> <p>0111_b: RATE_DET2</p> <p>1000_b: LOCKED_125M</p> <p>1001_b: LOCKED_270M</p> <p>1010_b: LOCKED_1G485</p> <p>1011_b: LOCKED_2G97</p> <p>1100_b: LOCKED_5G94</p> <p>1101_b: RATE_CHANGE</p> <p>If GPIO0_IO_SELECT is set to 1:</p> <p>0000_b: DDO0_DISABLE</p> <p>0001_b: DDO1_DISABLE</p>

Table 5-1: Register Descriptions - Standard Address Space (Continued)

Address	Register Name	Parameter Name	Bit Slice	R/W	Reset Value	Description
		RSVD	15:14	RW	0 _h	Reserved. Do not change.
		GPIO3_IO_SELECT	13:13	RW	1 _h	GPIO3 Input/Output Select. 00 _b : Output 01 _b : Input
		RSVD	12:11	RW	0 _h	Reserved. Do not change.
3 _h	GPIO_CONTROL_REG_1	GPIO3_SELECT	10:7	RW	1 _h	GPIO3 Signal Selection If GPIO3_IO_SELECT is set to 0: 0000 _b : LOS 0001 _b : LOCKED 0010 _b : LBR_HBR 0011 _b : Reserved 0100 _b : Reserved 0101 _b : RATE_DET0 0110 _b : RATE_DET1 0111 _b : RATE_DET2 1000 _b : LOCKED_125M 1001 _b : LOCKED_270M 1010 _b : LOCKED_1G485 1011 _b : LOCKED_2G97 1100 _b : LOCKED_5G94 1101 _b : RATE_CHANGE If GPIO3_IO_SELECT is set to 1: 0000 _b : DDO0_DISABLE 0001 _b : DDO1_DISABLE (default)
		GPIO2_IO_SELECT	6:6	RW	0 _h	GPIO2 Input/Output Select. 00 _b : Output 01 _b : Input

Table 5-1: Register Descriptions - Standard Address Space (Continued)

Address	Register Name	Parameter Name	Bit Slice	R/W	Reset Value	Description
		RSVD	5:4	RW	0 _h	Reserved. Do not change.
3 _h	GPIO_CONTROL_REG_1	GPIO2_SELECT	3:0	RW	2 _h	<p>GPIO2 Signal Selection</p> <p>If GPIO2_IO_SELECT is set to 0:</p> <p>0000_b: LOS</p> <p>0001_b: LOCKED</p> <p>0010_b: LBR_HBR (default)</p> <p>0011_b: Reserved</p> <p>0100_b: Reserved</p> <p>0101_b: RATE_DET0</p> <p>0110_b: RATE_DET1</p> <p>0111_b: RATE_DET2</p> <p>1000_b: LOCKED_125M</p> <p>1001_b: LOCKED_270M</p> <p>1010_b: LOCKED_1G485</p> <p>1011_b: LOCKED_2G97</p> <p>1100_b: LOCKED_5G94</p> <p>1101_b: RATE_CHANGE</p> <p>If GPIO2_IO_SELECT is set to 1:</p> <p>0000_b: DDO0_DISABLE</p> <p>0001_b: DDO1_DISABLE</p>
4 _h	RESERVED	RSVD	15:0	RW	1C _h	Reserved. Do not change.

Table 5-1: Register Descriptions - Standard Address Space (Continued)

Address	Register Name	Parameter Name	Bit Slice	R/W	Reset Value	Description
		RSVD	15:8	RW	A _h	Reserved. Do not change.
		DDI3_TRACE_EQ_CONTROL	7:6	RW	2 _h	DDI3 Trace-EQ Configuration 00 _b : OFF 01 _b : 0dB/EQ BYPASS 10 _b : LOW 11 _b : HIGH
		DDI2_TRACE_EQ_CONTROL	5:4	RW	2 _h	DDI2 Trace-EQ Configuration 00 _b : OFF 01 _b : 0dB/EQ BYPASS 10 _b : LOW 11 _b : HIGH
5 _h	INPUT_CONTROL_REG_0	DDI1_TRACE_EQ_CONTROL	3:2	RW	2 _h	DDI1 Trace-EQ Configuration 00 _b : OFF 01 _b : 0dB/EQ BYPASS 10 _b : LOW 11 _b : HIGH
		DDI0_TRACE_EQ_CONTROL	1:0	RW	2 _h	DDI0 Trace-EQ Configuration 00 _b : OFF 01 _b : 0dB/EQ BYPASS 10 _b : LOW 11 _b : HIGH
6 _h	RESERVED	RSVD	15:0	RW	0 _h	Reserved. Do not change.

Table 5-1: Register Descriptions - Standard Address Space (Continued)

Address	Register Name	Parameter Name	Bit Slice	R/W	Reset Value	Description
		RSVD	15:12	RW	0 _h	Reserved. Do not change.
		DDI_SELECT	11:10	RW	0 _h	Input Selection 00 _b : DDI0 01 _b : DDI1 10 _b : DDI2 11 _b : DDI3 Used when INPUT_SELECTION_CONTROL is set to 01 _b or 11 _b
		INPUT_SELECTION_CONTROL	9:8	RW	0 _h	Determines the source for the input selection block. X0 _b : Use DDI_SELO_STROBE and DDI_SEL1 pins. 01 _b : Use DDI_SELECT bits 11 _b : Use DDI_SELECT bits; update occurs on low-to-high transition of DDI_SELO_STROBE pin.
7 _h	INPUT_CONTROL_REG_2	DDI3_TRACE_EQ_DC_TERM_ENABLE	7:7	RW	1 _h	Enable DDI3 on-chip Trace-EQ DC termination. 00 _b : Disabled 01 _b : Enabled
		DDI2_TRACE_EQ_DC_TERM_ENABLE	6:6	RW	1 _h	Enable DDI2 on-chip Trace-EQ DC termination. 00 _b : Disabled 01 _b : Enabled
		DDI1_TRACE_EQ_DC_TERM_ENABLE	5:5	RW	1 _h	Enable DDI1 on-chip Trace-EQ DC termination. 00 _b : Disabled 01 _b : Enabled
		DDI0_TRACE_EQ_DC_TERM_ENABLE	4:4	RW	1 _h	Enable DDI0 on-chip Trace-EQ DC termination. 00 _b : Disabled 01 _b : Enabled
		RSVD	3:0	RW	0 _h	Reserved. Do not change.
8 _h	RESERVED	RSVD	15:0	ROCW	—	Reserved. Do not change.
9 _h	RESERVED	RSVD	15:0	RO	—	Reserved. Do not change.
A _h	RESERVED	RSVD	15:0	RO	—	Reserved. Do not change.
B _h	RESERVED	RSVD	15:0	RO	—	Reserved. Do not change.
C _h	RESERVED	RSVD	15:0	RO	—	Reserved. Do not change.
D _h	RESERVED	RSVD	15:0	RO	—	Reserved. Do not change.

Table 5-1: Register Descriptions - Standard Address Space (Continued)

Address	Register Name	Parameter Name	Bit Slice	R/W	Reset Value	Description
E _h	RESERVED	RSVD	15:0	RO	—	Reserved. Do not change.
		RSVD	15:10	RW	0 _h	Reserved. Do not change.
F _h	LOS_CONTROL_REG_0	LOS_THRESHOLD_CONTROL_ENABLE	9:9	RW	0 _h	Enables LOS threshold adjustment based on the settings in the DDI[3:0]_LOS_THRESHOLD_CONTROL bits in the LOS_CONTROL_REG_1 and LOS_CONTROL_REG_2 registers. 00 _b : Default internal thresholds are used 01 _b : Thresholds used in the LOS_CONTROL_REG_1 and LOS_CONTROL_REG_2 registers.
		LOS_DEASSERT_TIME	8:7	RW	2 _h	LOS De-Assert Time Delay: 00 _b : 2.30μs 01 _b : 1.50μs 10 _b : 1.20μs 11 _b : 0.90μs
		LOS_ASSERT_TIME	6:5	RW	2 _h	LOS Assert Time Delay: 00 _b : 68μs 01 _b : 64μs 10 _b : 62μs 11 _b : 61μs
		LOS_HYSTERESIS	4:1	RW	0 _h	LOS Threshold Hysteresis Adjustment: 0000 _b : 0 dB 0001 _b : 0.32 dB 0010 _b : 0.64 dB 0011 _b : 0.98 dB 0100 _b : 1.34 dB 0101 _b : 1.70 dB 0110 _b : 2.09 dB 0111 _b : 2.49 dB 1000 _b : 2.84 dB 1001 _b : 3.28 dB 1010 _b : 3.74 dB 1011 _b : 4.23 dB 1100 _b : 4.75 dB 1101 _b : 5.30 dB 1110 _b : 5.89 dB 1111 _b : 6.53 dB
		LOS_PWRDN_OVERRIDE	0:0	RW	0 _h	Override the internal power-down control for the LOS circuit. 00 _b : LOS active 01 _b : LOS powered down

Table 5-1: Register Descriptions - Standard Address Space (Continued)

Address	Register Name	Parameter Name	Bit Slice	R/W	Reset Value	Description
10 _h	LOS_CONTROL_REG_1	DDI1_LOS_THRESHOLD_CONTROL	15:8	RW	5A _h	LOS signal threshold for input DDI1 at device pins is: 1.9mV _{ppd} x DDI1_LOS_THRESHOLD_CONTROL x (53/DEVICE_SPECIFIC_LOS_THRESHOLD) (All above values are in decimal)
		DDI0_LOS_THRESHOLD_CONTROL	7:0	RW	5A _h	LOS signal threshold for input DDI0 at device pins is: 1.9mV _{ppd} x DDI0_LOS_THRESHOLD_CONTROL x (53/DEVICE_SPECIFIC_LOS_THRESHOLD) (All above values are in decimal)
11 _h	LOS_CONTROL_REG_2	DDI3_LOS_THRESHOLD_CONTROL	15:8	RW	5A _h	LOS signal threshold for input DDI3 at device pins is: 1.9mV _{ppd} x DDI3_LOS_THRESHOLD_CONTROL x (53/DEVICE_SPECIFIC_LOS_THRESHOLD) (All above values are in decimal)
		DDI2_LOS_THRESHOLD_CONTROL	7:0	RW	5A _h	LOS signal threshold for input DDI2 at device pins is: 1.9mV _{ppd} x DDI2_LOS_THRESHOLD_CONTROL x (53/DEVICE_SPECIFIC_LOS_THRESHOLD) (All above values are in decimal)
12 _h	LOS_STATUS	RSVD	15:8	RO	—	Reserved. Do not change.
		DEVICE_SPECIFIC_LOS_THRESHOLD	7:0	RO	—	Trimmed setting to achieve LOS threshold of 100mV _{ppd}
13 _h	RESERVED	RSVD	15:0	RW	280 _h	Reserved. Do not change.
14 _h	RESERVED	RSVD	15:0	RO	—	Reserved. Do not change.
		RSVD	15:3	RW	0 _h	Reserved. Do not change.
15 _h	REF_CLK_CONTROL	XTAL_BUF_OUT_ENABLE	2:2	RW	1 _h	Enables/Disables the reference buffer output. 00 _b : XTAL_BUF_OUT disabled 01 _b : XTAL_BUF_OUT enabled
		RSVD	1:1	RW	0 _h	Reserved. Do not change.
		RSVD	0:0	RW	0 _h	Reserved. Do not change.
16 _h	REF_CLK_STATUS	RSVD	15:1	RO	—	Reserved. Do not change.
		XTAL_CLK_DET	0:0	RO	—	Indicates whether an external 27MHz reference is being used by the device or its internal oscillator. 00 _b : Internal oscillator being used 01 _b : External crystal being used

Table 5-1: Register Descriptions - Standard Address Space (Continued)

Address	Register Name	Parameter Name	Bit Slice	R/W	Reset Value	Description
17 _h	PWRDN_CONTROL	AUTO_PWRDN_MODE	3:3	RW	0 _h	Selects the low power mode, SLEEP or STANDBY that is entered into when AUTO_PWRDN_DISABLE is set to 0 and LOS is asserted. 00 _b : SLEEP mode is selected (default) 01 _b : STANDBY mode is selected
		FORCE_PWRDN_STANDBY	2:2	RW	0 _h	Forces the device into STANDBY mode when FORCE_PWRDN_SLEEP is set to 0. 00 _b : Device not in STANDBY mode 01 _b : Device in STANDBY mode
		FORCE_PWRDN_SLEEP	1:1	RW	0 _h	Forces the device into SLEEP mode when AUTO_PWRDN_DISABLE is set to 1. 00 _b : Device not in SLEEP mode 01 _b : Device in SLEEP mode When FORCE_PWRDN_SLEEP is set to 1, it takes precedence over the FORCE_PWRDN_STANDBY bit.
		AUTO_PWRDN_DISABLE	0:0	RW	1 _h	Disables Auto Powerdown mode which automatically enters SLEEP or STANDBY mode when LOS is asserted. 00 _b : Device automatically enters SLEEP or STANDBY on a rising edge of the LOS signal 01 _b : Device only enters SLEEP or STANDBY when FORCE_PWRDN_SLEEP or FORCE_PWRDN_STANDBY are set to 1
18 _h	RESERVED	RSVD	15:0	RO	—	Reserved. Do not change.

Table 5-1: Register Descriptions - Standard Address Space (Continued)

Address	Register Name	Parameter Name	Bit Slice	R/W	Reset Value	Description
		RSVD	15:10	RW	0 _h	Reserved. Do not change.
		OUTPUT_PRBS_DATA1	9:9	RW	0	Selects either CDR or PRBSgen data to output on DDO1. 00 _b : CDR data 01 _b : PRBSgen data
		OUTPUT_PRBS_DATA0	8:8	RW	0	Selects either CDR or PRBSgen data to output on DDO0. 00 _b : CDR data 01 _b : PRBSgen data
		RSVD	7:7	RW	1 _h	Reserved. Do not change.
		AUTO_LOS_MUTE_ENABLE	6:6	RW	1 _h	Auto-Mute Enable on LOS. 00 _b : Output is unaffected by LOS 01 _b : Output is muted when LOS is asserted
		DDO1_MUTE	5:5	RW	0 _h	Mute control for the DDO1 output. 00 _b : DDO1 output not muted 01 _b : DDO1 output muted Output across DDO1 and $\overline{DDO1}$ is static and of magnitude DDO1_SWING_MUTE/2 when DDO1_DISABLE is set to 0.
19 _h	DRIVER_CONTROL_REG_0	DDO0_MUTE	4:4	RW	0 _h	Mute control for the DDO0 output. 00 _b : DDO0 output not muted 01 _b : DDO0 output muted Output across DDO0 and $\overline{DDO0}$ is static and of magnitude DDO0_SWING_MUTE/2 when DDO0_DISABLE is set to 0.
		DDO1_DISABLE	3:3	RW	0 _h	Disable control for the DDO1 output. 00 _b : DDO1 output not disabled 01 _b : DDO1 output disabled Output of both DDO1 and $\overline{DDO1}$ is VCC_DDO1. This bit takes precedence over DDO1_MUTE.
		DDO0_DISABLE	2:2	RW	0 _h	Disable control for the DDO0 output. 00 _b : DDO0 output not disabled 01 _b : DDO0 output disabled Output of both DDO0 and $\overline{DDO0}$ is VCC_DDO0. This bit takes precedence over DDO0_MUTE.
		DDO1_DISABLE_SELECT	1:1	RW	0 _h	Controls whether DDO1 is disabled using an assigned GPIO pin or the DDO1_DISABLE bit. 00 _b : DDO1 is disabled using assigned GPIO 01 _b : DDO1 is disabled using the DDO1_DISABLE bit
		DDO0_DISABLE_SELECT	0:0	RW	1 _h	Controls whether DDO0 is disabled using an assigned GPIO pin or the DDO0_DISABLE bit. 00 _b : DDO0 is disabled using assigned GPIO 01 _b : DDO0 is disabled using the DDO0_DISABLE bit

Table 5-1: Register Descriptions - Standard Address Space (Continued)

Address	Register Name	Parameter Name	Bit Slice	R/W	Reset Value	Description
		RSVD	15:15	RW	0 _h	Reserved. Do not change.
		DDO0_DEEMPHASIS_5G94	14:12	RW	2 _h	De-emphasis control for 5.94Gb/s (6Gb/s UHD-SDI) signals output on DDO0. 000 _b : 0dB 001 _b : 0.3dB 010 _b : 0.6dB (default) 011 _b : 2.3 B 100 _b : 4.0dB 101 _b : 6.6dB 110 _b : 10.0dB
		DDO0_DEEMPHASIS_2G97	11:9	RW	1 _h	De-emphasis control for 2.97Gb/s (3Gb/s SDI) signals output on DDO0. 000 _b : 0dB 001 _b : 0.4dB (default) 010 _b : 1.5dB 011 _b : 3.2dB 100 _b : 4.9dB 101 _b : 7.6dB 110 _b : 11.0dB
1A _h	DRIVER_CONTROL_REG_1	DDO0_DEEMPHASIS_1G485	8:6	RW	1 _h	De-emphasis control for 1.485Gb/s (HD-SDI) signals output on DDO0. 000 _b : 0dB 001 _b : 1.1dB (default) 010 _b : 2.4dB 011 _b : 4.0dB 100 _b : 5.7dB 101 _b : 8.2dB 110 _b : 11.5dB
		DDO0_DEEMPHASIS_270M	5:3	RW	0 _h	De-emphasis control for 0.27Gb/s (SD-SDI) signals output on DDO0. 000 _b : 0dB (default) 001 _b : 1.2dB 010 _b : 2.5dB 011 _b : 4.1dB 100 _b : 6.0dB 101 _b : 8.5dB 110 _b : 12.0dB
		DDO0_DEEMPHASIS_125M	2:0	RW	0 _h	De-emphasis control for 0.125Gb/s (MADI) signals output on DDO0. 000 _b : 0dB (default) 001 _b : 1.2dB 010 _b : 2.5dB 011 _b : 4.1dB 100 _b : 6.0dB 101 _b : 8.5dB 110 _b : 12.0dB

Table 5-1: Register Descriptions - Standard Address Space (Continued)

Address	Register Name	Parameter Name	Bit Slice	R/W	Reset Value	Description
		RSVD	15:15	RW	0 _h	Reserved. Do not change.
		DDO1_DEEMPHASIS_5G94	14:12	RW	2 _h	De-emphasis control for 5.94Gb/s (6Gb/s UHD-SDI) signals output on DDO1. 000 _b : 0dB 001 _b : 0.3dB 010 _b : 0.6dB (default) 011 _b : 2.3 B 100 _b : 4.0dB 101 _b : 6.6dB 110 _b : 10.0dB
		DDO1_DEEMPHASIS_2G97	11:9	RW	1 _h	De-emphasis control for 2.97Gb/s (3Gb/s SDI) signals output on DDO1. 000 _b : 0dB 001 _b : 0.4dB (default) 010 _b : 1.5dB 011 _b : 3.2dB 100 _b : 4.9dB 101 _b : 7.6dB 110 _b : 11.0dB
1B _h	DRIVER_CONTROL_REG_2	DDO1_DEEMPHASIS_1G485	8:6	RW	1 _h	De-emphasis control for 1.485Gb/s (HD-SDI) signals output on DDO1. 000 _b : 0dB 001 _b : 1.1dB (default) 010 _b : 2.4dB 011 _b : 4.0dB 100 _b : 5.7dB 101 _b : 8.2dB 110 _b : 11.5dB
		DDO1_DEEMPHASIS_270M	5:3	RW	0 _h	De-emphasis control for 0.27Gb/s (SD-SDI) signals output on DDO1. 000 _b : 0dB (default) 001 _b : 1.2dB 010 _b : 2.5dB 011 _b : 4.1dB 100 _b : 6.0dB 101 _b : 8.5dB 110 _b : 12.0dB
		DDO1_DEEMPHASIS_125M	2:0	RW	0 _h	De-emphasis control for 0.125Gb/s (MADI) signals output on DDO1. 000 _b : 0dB (default) 001 _b : 1.2dB 010 _b : 2.5dB 011 _b : 4.1dB 100 _b : 6.0dB 101 _b : 8.5dB 110 _b : 12.0dB

Table 5-1: Register Descriptions - Standard Address Space (Continued)

Address	Register Name	Parameter Name	Bit Slice	R/W	Reset Value	Description
		RSVD	15:12	RW	0 _h	Reserved. Do not change.
1C _h	DRIVER_CONTROL_REG_3	DDO0_SWING_1G485	11:8	RW	3 _h	Differential swing (amplitude) control for 1.485Gb/s (HD-SDI) signals output on DDO0. For details refer to Section 4.5.3 .
		DDO0_SWING_270M	7:4	RW	3 _h	Differential swing (amplitude) control for 0.27Gb/s (SD-SDI) signals output on DDO0. For details refer to Section 4.5.3 .
		DDO0_SWING_125M	3:0	RW	3 _h	Differential swing (amplitude) control for 0.125Gb/s (MADI) signals output on DDO0. For details refer to Section 4.5.3 .
1D _h	DRIVER_CONTROL_REG_4	DDO0_SWING_BYPASS	15:12	RW	3 _h	Differential swing (amplitude) control for unlocked signals output on DDO0 (when CDR is operating in BYPASS mode). For details refer to Section 4.5.3 . Takes precedence over rate-specific swing controls
		DDO0_SWING_MUTE	11:8	RW	3 _h	Differential static amplitude control for DDO0 when the output is muted. For details refer to Section 4.5.3 . Takes precedence over rate-specific swing controls and bypass swing control
		DDO0_SWING_5G94	7:4	RW	3 _h	Differential swing (amplitude) control for 5.94Gb/s (6G UHD-SDI) signals output on DDO0. For details refer to Section 4.5.3 .
		DDO0_SWING_2G97	3:0	RW	3 _h	Differential swing (amplitude) control for 2.97Gb/s (3Gb/s SDI) signals output on DDO0. For details refer to Section 4.5.3 .
		RSVD	15:12	RW	0 _h	Reserved. Do not change.
1E _h	DRIVER_CONTROL_REG_5	DDO1_SWING_1G485	11:8	RW	3 _h	Differential swing (amplitude) control for 1.485Gb/s (HD-SDI) signals output on DDO1. For details refer to Section 4.5.3 .
		DDO1_SWING_270M	7:4	RW	3 _h	Differential swing (amplitude) control for 0.27Gb/s (SD-SDI) signals output on DDO1. For details refer to Section 4.5.3 .
		DDO1_SWING_125M	3:0	RW	3 _h	Differential swing (amplitude) control for 0.125Gb/s (MADI) signals output on DDO1. For details refer to Section 4.5.3 .
		RSVD	15:12	RW	0 _h	Reserved. Do not change.

Table 5-1: Register Descriptions - Standard Address Space (Continued)

Address	Register Name	Parameter Name	Bit Slice	R/W	Reset Value	Description
1F _h	DRIVER_CONTROL_REG_6	DDO1_SWING_BYPASS	15:12	RW	3 _h	Differential swing (amplitude) control for unlocked signals output on DDO1 (when CDR is operating in BYPASS mode). For details refer to Section 4.5.3 . Also applies when the device is not locked. Takes precedence over rate-specific swing controls
		DDO1_SWING_MUTE	11:8	RW	3 _h	Differential static amplitude control for DDO1 when the output is muted. For details refer to Section 4.5.3 . Takes precedence over rate-specific swing controls and bypass swing control
		DDO1_SWING_5G94	7:4	RW	3 _h	Differential swing (amplitude) control for 5.94Gb/s (6G UHD-SDI) signals output on DDO1. For details refer to Section 4.5.3 .
		DDO1_SWING_2G97	3:0	RW	3 _h	Differential swing (amplitude) control for 2.97Gb/s (3Gb/s SDI) signals output on DDO1. For details refer to Section 4.5.3 .
20 _h	CDR_BYPASS	RSVD	15:2	RW	0 _h	Reserved. Do not change.
		MANUAL_BYPASS	1:1	RW	0 _h	Used to manually bypass the retiming block in the CDR. 00 _b : Re-timer not bypassed 01 _b : Re-timer bypassed The assertion of MANUAL_BYPASS takes precedence irrespective of the setting of AUTO_BYPASS
		AUTO_BYPASS	0:0	RW	1 _h	Selects between automatic and manual bypass of the retiming block when the CDR is not locked. 00 _b : Auto-Bypass is disabled 01 _b : Auto-Bypass is enabled Even if AUTO_BYPASS is asserted, the assertion of MANUAL_BYPASS will still cause the re-timer to be bypassed.
21 _h	PD_CONTROL	RSVD	15:11	RW	0 _h	Reserved. Do not change.
		OUTPUT_POLARITY_INVERT	10:10	RW	0 _h	Signal polarity invert at output of CDR/bypass. 00 _b : Not inverted 01 _b : Inverted
		RSVD	9:6	RW	2 _h	Reserved. Do not change.
		RSVD	5:1	RW	0 _h	Reserved. Do not change.
		INPUT_POLARITY_INVERT	0:0	RW	0 _h	Signal polarity invert at input to CDR/bypass. 00 _b : Not inverted 01 _b : Inverted

Table 5-1: Register Descriptions - Standard Address Space (Continued)

Address	Register Name	Parameter Name	Bit Slice	R/W	Reset Value	Description
22 _h	PRBS_GEN_CTRL	PRBSGEN_DATASEL	14:14	RW	1 _h	Determines the DFT data output. 00 _b : Clock 01 _b : PRBS7 data
		PRBSGEN_DIV	13:12	RW	0 _h	Divide ratio for the DFT clock. 00 _b : divide by 1 01 _b : divide by 2 10 _b : divide by 4 11 _b : divide by 8
		PRBSGEN_START	11:11	RW	0 _h	When toggled HIGH then LOW starts the internal PRBS7 data source.
		PRBSGEN_EXT_CLK	10:10	RW	0 _h	Selects the source for the DFT clock. 00 _b : Internally generated clock 01 _b : External clock
		PRBSGEN_PHASE	9:8	RW	2 _h	Controls the phase of the internally generated DFT clock. 00 _b : 0 degree phase 01 _b : 90 degree phase 10 _b : 180 degree phase 11 _b : 270 degree phase
		PRBSGEN_CLKSEL	7:7	RW	0 _h	Determines the source clock used by the PRBS generator when PRBSGEN_EXT = 0 (internally generated clock). 00 _b : DFT VCO clock 01 _b : CDR clock
		PRBSGEN_RATESEL	6:2	RW	2 _h	One-hot encoded rate indicator for the dividers in PRBS generator circuit. 00001 _b : MAD1 00010 _b : SD 00100 _b : HD 01000 _b : 3G 10000 _b : 6G
		PRBSGEN_VCO_POWERDOWN	1:1	RW	0 _h	When HIGH, causes the open-loop PRBSGEN VCO to be shut off even if PRBSGEN_ENABLE = 1. Has no effect when PRBSGEN_ENABLE = 0.
		PRBSGEN_ENABLE	0:0	RW	0 _h	When HIGH, the PRBS7 generator circuit is enabled. Must be enabled when using any feature in the PRBS_GEN_CTRL register.

Table 5-1: Register Descriptions - Standard Address Space (Continued)

Address	Register Name	Parameter Name	Bit Slice	R/W	Reset Value	Description
		RSVD	15:2	RW	0 _h	Reserved. Do not change.
23 _h	EYE_MON_ENABLE	EYE_MON_PRBS_NODATA_SET	1:1	RW	0 _h	When HIGH, sets a latch in the Input PRBS checker (EYE_MON_PRBS_NODATA bit of EYE_MON_STATUS_REG_12) HIGH. This bit must be set LOW before checking the EYE_MON_PRBS_NODATA bit. The EYE_MON_PRBS_NODATA bit will then be automatically set LOW if transitions are detected.
		HORIZONTAL_EYE_MON_ENABLE	0:0	RW	0 _h	Enables the horizontal eye monitor. 00 _b : Horizontal Eye Monitor disabled 01 _b : Horizontal Eye Monitor enabled
		RSVD	15:2	ROSW	0 _h	Reserved. Do not change.
24 _h	EYE_MON_SCAN_START	MANUAL_SCAN_START	1:1	ROSW	0 _h	Writing a 1 to this bit triggers the start of a manually timed horizontal eye scan using the parameters defined in EYE_MON_CONTROL_REG_[0:6] registers. The bit then becomes read-only, and will be reset to a value of 0 by the device to indicate when the scan is complete.
		AUTO_SCAN_START	0:0	ROSW	0 _h	Writing a 1 to this bit triggers the start of an automatic horizontal eye scan using the device's default parameters. The bit then becomes read-only, and will be reset to a value of 0 by the device to indicate when the scan is complete.

Table 5-1: Register Descriptions - Standard Address Space (Continued)

Address	Register Name	Parameter Name	Bit Slice	R/W	Reset Value	Description
		RSVD	15:2	RW	0 _h	Reserved. Do not change.
25 _h	EYE_MON_CONTROL_REG_0	CONTINUOUS_SCAN_ENABLE	1:1	RW	0 _h	<p>Enables a continuous, manually timed horizontal eye scan using the parameters defined in EYE_MON_CONTROL_REG_[0:6] registers.</p> <p>Setting CONTINUOUS_SCAN_ENABLE to 1 clears the ERROR_COUNT bits and starts a new measurement.</p> <p>Error counting continues until CONTINUOUS_SCAN_ENABLE is set to 0, at which point the ERROR_COUNT bits may be read.</p> <p>The ERROR_COUNT bits hold their value until any new scan is started using AUTO_SCAN_START, MANUAL_SCAN_START, or CONTINUOUS_SCAN_ENABLE.</p>
		EYE_MON_SOFT_RESET	0:0	RW	0 _h	<p>Synchronous soft-reset for the horizontal eye monitor block and its associated registers (EYE_MON_CONTROL_REG_[0:6] and EYE_MON_STATUS_REG_[2:12]).</p> <p>00_b: Normal operation of the horizontal eye monitor</p> <p>01_b: Resets the horizontal eye monitor</p>
		RSVD	15:8	RW	0 _h	Reserved. Do not change.
26 _h	EYE_MON_CONTROL_REG_1	MEASUREMENT_PREDIVIDER	7:4	RW	0 _h	<p>Selects the pre-divider value for the sampling interval.</p> <p>0000_b: 4</p> <p>0001_b: 8</p> <p>0010_b: 16</p> <p>0011_b: 32</p> <p>0100_b: 64</p> <p>0101_b: 128</p> <p>0110_b: 256</p> <p>0111_b: 512</p> <p>1000_b: 1024</p> <p>1001_b: 2048</p> <p>1010_b-1111_b: INVALID</p> <p>This parameter, combined with MEASUREMENT_TIME, defines the length of time per phase for an auto eye scan.</p>
		SAMPLE_INTERVAL	3:0	RW	2 _h	<p>Controls the sampling interval in device clock cycles.</p> <p>Sampling interval = SAMPLE_INTERVAL + 1 device clock cycle.</p>

Table 5-1: Register Descriptions - Standard Address Space (Continued)

Address	Register Name	Parameter Name	Bit Slice	R/W	Reset Value	Description
27 _h	EYE_MON_CONTROL_REG_2	MEASUREMENT_TIME	15:0	RW	A8B _h	<p>Selects measurement interval in multiples of SAMPLE_INTERVAL_PREDIVIDER cycles.</p> <p>The measurement time for a single phase and bypass setting is:</p> $\text{MEASUREMENT_PREDIVIDER} \times (\text{MEASUREMENT_TIME} + 1) \times (1/108\text{MHz})$ <p>The default value sets 100µs per sample, which is approximately 25.6ms for a full scan of 128 phases * 2 bypass settings.</p> <p>The maximum MEASUREMENT_TIME value results in a full scan taking approximately 1.25 seconds.</p>
28 _h	EYE_MON_CONTROL_REG_3	EYE_MON_PRBS_ERROR_THRESHOLD	15:0	RW	3 _h	<p>Error count threshold for pass/fail. The phase being tested is considered to pass if EYE_MON_PRBS_ERROR_COUNT is less than or equal to EYE_MON_PRBS_ERROR_THRESHOLD. The phase fails if the EYE_MON_PRBS_ERROR_COUNT exceeds EYE_MON_PRBS_ERROR_THRESHOLD. The default value of EYE_MON_PRBS_ERROR_THRESHOLD corresponds to a bit error rate of 3.37x10⁻⁶ at a data rate of 5.94Gb/s using the default MEASUREMENT_TIME of 100µs.</p>
29 _h	EYE_MON_CONTROL_REG_4	ERROR_THRESHOLD	15:0	RW	3 _h	<p>Error count threshold for pass/fail. The phase being tested is considered to pass if ERROR_COUNT is less than or equal to ERROR_THRESHOLD. The phase fails if the ERROR_COUNT exceeds ERROR_THRESHOLD.</p> <p>The default value of ERROR_THRESHOLD corresponds to a bit error rate of 6.73x10⁻⁶ at a data rate of 5.94Gb/s using the default MEASUREMENT_TIME of 100µs.</p>
2A _h	EYE_MON_CONTROL_REG_5	MANUAL_PHASE	10:4	RW	0 _h	Phase setting for manually timed (MANUAL_SCAN_START) and continuous (CONTINUOUS_SCAN_ENABLE) scan measurements.
		RSVD	3:0	RW	3 _h	Reserved. Do not change.

Table 5-1: Register Descriptions - Standard Address Space (Continued)

Address	Register Name	Parameter Name	Bit Slice	R/W	Reset Value	Description
2B _h	EYE_MON_CONTROL_REG_6	RSVD	15:6	RW	0 _h	Reserved. Do not change.
		EYE_MON_CLEAR	5:5	RW	0 _h	Override value for EYE_MON_PRBS_CLEAR. Only used when EYE_MON_FORCE_PRBS_CLEAR = 1.
		EYE_MON_FORCE_CLEAR	4:4	RW	0 _h	01 _b : Overrides the EYE_MON_CLEAR output with the PRBS_MON_CLEAR value Allows host interface to directly control the PRBS/eye monitor bypassing the PRBS_MON_CTRL state machines.
		EYE_MON_PRBS_CLEAR	3:3	RW	0 _h	Override value for EYE_MON_PRBS_CLEAR. Only used when EYE_MON_FORCE_PRBS_CLEAR = 1.
		EYE_MON_PRBS_FORCE_CLEAR	2:2	RW	0 _h	01 _b : Overrides the EYE_MON_PRBS_CLEAR output with the EYE_MON_PRBS_CLEAR value Allows host interface to directly control the PRBS/eye monitor bypassing the EYE_MON_CTRL state machines.
		EYE_MON_SELECT	1:1	RW	1 _h	Selects which criteria is used to populate the eye bitmap. 00 _b : PRBS7 check 01 _b : Arbitrary data check
		EYE_MON_WINDOW	0:0	RW	0 _h	Sets which portion of the eye is to be sampled for manually timed and continuous scan measurements. Result for the phase is the lesser count of errors at each EYE_MON_WINDOW setting.
2C _h	EYE_MON_STATUS_REG_0	RSVD	15:15	RO	0 _h	Reserved. Do not change.
		EYE_MON_PRBS_STARTING_PHASE	14:8	RO	0 _h	Starting (leftmost) phase of EYE_MON_PRBS_EYE_WIDTH in the most recent scan. This parameter only applies to automatic (AUTO_SCAN_START) measurements.
		EYE_MON_PRBS_EYE_WIDTH	7:0	RO	0 _h	Widest open portion of the eye in the most recent scan, based on the EYE_MON_PRBS_ERROR_COUNT indication. The value of EYE_MON_PRBS_EYE_WIDTH is the number of contiguous phases with EYE_MON_PRBS_ERROR_COUNT less than or equal to EYE_MON_PRBS_ERROR_THRESHOLD. This parameter only applies to automatic (AUTO_SCAN_START) measurements.

Table 5-1: Register Descriptions - Standard Address Space (Continued)

Address	Register Name	Parameter Name	Bit Slice	R/W	Reset Value	Description
2D _h	EYE_MON_STATUS_REG_1	EYE_MON_PRBS_ERROR_COUNT	15:0	RO	0 _h	Twice the PRBS Error count from the most recent manually timed (MANUAL_SCAN_START) or continuous (CONTINUOUS_SCAN_ENABLE) scan measurements. This value is not defined for automatic (AUTO_SCAN_START) scan measurements.
		RSVD	15:15	RO	0 _h	Reserved. Do not change.
		STARTING_PHASE	14:8	RO	0 _h	Starting (leftmost) phase of EYE_WIDTH in the most recent scan. This parameter only applies to automatic (AUTO_SCAN_START) measurements.
2E _h	EYE_MON_STATUS_REG_2	EYE_WIDTH	7:0	RO	0 _h	Widest open portion of the eye in the most recent scan, based on the ERROR_COUNT indication. The value of EYE_WIDTH is the number of contiguous phases with ERROR_COUNT less than or equal to ERROR_THRESHOLD. This parameter only applies to automatic (AUTO_SCAN_START) measurements.
2F _h	EYE_MON_STATUS_REG_3	ERROR_COUNT	15:0	RO	0 _h	Error count from the most recent manually timed (MANUAL_SCAN_START) or continuous (CONTINUOUS_SCAN_ENABLE) scan measurements. This value is not defined for automatic (AUTO_SCAN_START) scan measurements.
30 _h	EYE_MON_STATUS_REG_4	EYE_BITMAP_127_112	15:0	RO	0 _h	Bitmap of the per-phase pass/fail result from the most recent automatic (AUTO_SCAN_START) scan measurement for phases 127 to 112. A value of 1 in each bit indicates a pass for the corresponding phase, while a value of 0 indicates a fail for that phase. The order of the numbers shown in the Parameter Name field corresponds to the bit orientation for each phase being reported in this register.
31 _h	EYE_MON_STATUS_REG_5	EYE_BITMAP_111_96	15:0	RO	0 _h	Bitmap of the per-phase pass/fail result from the most recent automatic (AUTO_SCAN_START) scan measurement for phases 111 to 96. A value of 1 in each bit indicates a pass for the corresponding phase, while a value of 0 indicates a fail for that phase. The order of the numbers shown in the Parameter Name field corresponds to the bit orientation for each phase being reported in this register.

Table 5-1: Register Descriptions - Standard Address Space (Continued)

Address	Register Name	Parameter Name	Bit Slice	R/W	Reset Value	Description
32 _h	EYE_MON_STATUS_REG_6	EYE_BITMAP_95_80	15:0	RO	0 _h	<p>Bitmap of the per-phase pass/fail result from the most recent automatic (AUTO_SCAN_START) scan measurement for phases 95 to 80.</p> <p>A value of 1 in each bit indicates a pass for the corresponding phase, while a value of 0 indicates a fail for that phase.</p> <p>The order of the numbers shown in the Parameter Name field corresponds to the bit orientation for each phase being reported in this register.</p>
33 _h	EYE_MON_STATUS_REG_7	EYE_BITMAP_79_64	15:0	RO	0 _h	<p>Bitmap of the per-phase pass/fail result from the most recent automatic (AUTO_SCAN_START) scan measurement for phases 79 to 64.</p> <p>A value of 1 in each bit indicates a pass for the corresponding phase, while a value of 0 indicates a fail for that phase.</p> <p>The order of the numbers shown in the Parameter Name field corresponds to the bit orientation for each phase being reported in this register.</p>
34 _h	EYE_MON_STATUS_REG_8	EYE_BITMAP_63_48	15:0	RO	0 _h	<p>Bitmap of the per-phase pass/fail result from the most recent automatic (AUTO_SCAN_START) scan measurement for phases 63 to 48.</p> <p>A value of 1 in each bit indicates a pass for the corresponding phase, while a value of 0 indicates a fail for that phase.</p> <p>The order of the numbers shown in the Parameter Name field corresponds to the bit orientation for each phase being reported in this register.</p>
35 _h	EYE_MON_STATUS_REG_9	EYE_BITMAP_47_32	15:0	RO	0 _h	<p>Bitmap of the per-phase pass/fail result from the most recent automatic (AUTO_SCAN_START) scan measurement for phases 47 to 32.</p> <p>A value of 1 in each bit indicates a pass for the corresponding phase, while a value of 0 indicates a fail for that phase.</p> <p>The order of the numbers shown in the Parameter Name field corresponds to the bit orientation for each phase being reported in this register.</p>

Table 5-1: Register Descriptions - Standard Address Space (Continued)

Address	Register Name	Parameter Name	Bit Slice	R/W	Reset Value	Description
36 _h	EYE_MON_STATUS_REG_10	EYE_BITMAP_31_16	15:0	RO	0 _h	<p>Bitmap of the per-phase pass/fail result from the most recent automatic (AUTO_SCAN_START) scan measurement for phases 31 to 16.</p> <p>A value of 1 in each bit indicates a pass for the corresponding phase, while a value of 0 indicates a fail for that phase.</p> <p>The order of the numbers shown in the Parameter Name field corresponds to the bit orientation for each phase being reported in this register.</p>
37 _h	EYE_MON_STATUS_REG_11	EYE_BITMAP_15_0	15:0	RO	0 _h	<p>Bitmap of the per-phase pass/fail result from the most recent automatic (AUTO_SCAN_START) scan measurement for phases 15 to 0.</p> <p>A value of 1 in each bit indicates a pass for the corresponding phase, while a value of 0 indicates a fail for that phase.</p> <p>The order of the numbers shown in the Parameter Name field corresponds to the bit orientation for each phase being reported in this register.</p>
		RSVD	15:11	RO	0 _h	Reserved. Do not change.
38 _h	EYE_MON_STATUS_REG_12	EYE_MON_PRBS_NODATA	10:10	RO	0 _h	When HIGH, indicates that no data transitions have been detected in the PRBS checker since the EYE_MON_PRBS_NODATA_SET was last set to 1.
		RSVD	9:0	RO	0 _h	Reserved. Do not change.
		RSVD	15:4	RW	0 _h	Reserved. Do not change.
39 _h	PRBS_CHK_CTRL	PRBS_MON_NODATA_SET	3:3	RW	0 _h	When HIGH, sets a latch in the Retime PRBS checker (PRBS_MON_NODATA bit of PRBS_STATUS_REG_11) HIGH. This bit must be set LOW before checking the PRBS_MON_NODATA bit. The PRBS_MON_NODATA bit will then be automatically set LOW if transitions are detected.
		RSVD	2:1	RW	1 _h	Reserved. Do not change.
		PRBS_MON_ENABLE	0:0	RW	0 _h	When asserted the Re-time PRBS7 checker circuit is enabled.

Table 5-1: Register Descriptions - Standard Address Space (Continued)

Address	Register Name	Parameter Name	Bit Slice	R/W	Reset Value	Description
3A _h	PRBS_CTRL_0	PRBS_MON_MANUAL_START	1:1	ROSW	0 _h	Enable for manual timed measurement using the Re-time PRBS checker. 01 _b : Triggers a scan Automatically cleared to 0 when the scan completes.
		PRBS_MON_AUTO_SCAN_START	0:0	ROSW	0 _h	Enable for automatic eye scan using the Re-time PRBS checker. 01 _b : Triggers a scan Automatically cleared to 0 when the scan completes.
3B _h	PRBS_CTRL_1	PRBS_MON_CONTINUOUS_ENABLE	1:1	RW	0 _h	Enable for manual continuous measurement using the Re-time PRBS checker. Rising edge clears the error counter and starts a measurement. Error counting continues until PRBS_MON_CONTINUOUS_ENABLE is set to 0, at which point the error counter PRBS_MON_ERROR_COUNT can be read. The error counter holds its value until any new scan is started (manual or auto).
		PRBS_MON_SOFT_RESET	0:0	RW	0 _h	When HIGH, the logic in PRBS monitor state machine is synchronously reset.
3C _h	PRBS_CTRL_2	PRBS_MON_MEASUREMENT_PREDIVIDER	7:4	RW	0 _h	Along with PRBS_MON_MEASUREMENT_TIME, determines the length of time of a measurement for a given phase in automatic or manual timed modes (PRBS_MON_AUTO_SCAN_START = 1 or PRBS_MON_MANUAL_START = 1). Pre-divider value vs. sampling interval: 0000 _b : 4 0001 _b : 8 0010 _b : 16 0011 _b : 32 0100 _b : 64 0101 _b : 128 0110 _b : 256 0111 _b : 512 1000 _b : 1024 1001 _b : 2048 1010 _b -1111 _b : INVALID
		PRBS_MON_SAMPLE_INTERVAL	3:0	RW	2 _h	Controls sampling interval for an error signal. The sampling interval is PRBS_MON_SAMPLE_INTERVAL + 1 clock cycles. The minimum allowable value is 1 (sampling interval of 2).

Table 5-1: Register Descriptions - Standard Address Space (Continued)

Address	Register Name	Parameter Name	Bit Slice	R/W	Reset Value	Description
3D _h	PRBS_CTRL_3	PRBS_MON_MEASUREMENT_TIME	15:0	RW	A8B _h	<p>Selects measurement interval in multiples of pre-divider cycles. The measurement time for a single phase is: $PRBS_MON_MEASURE_PREDIVIDER * (PRBS_MON_MEASUREMENT_TIME + 1) * (1/108MHz)$.</p> <p>The default value results in a 100μs measurement time or roughly 12.8ms for a full scan of 128 phases. The maximum measurement time is ~1.25 seconds.</p>
3E _h	PRBS_CTRL_4	PRBS_MON_PRBS_ERROR_THRESHOLD	15:0	RW	3 _h	<p>PRBS error count threshold for good/bad BER for automatic eye scan. A measurement is considered to pass if PRBS_ERROR_COUNT is less than or equal to this threshold. It fails if the count is greater. The default threshold corresponds to a bit error rate of 6.67E-6 at 6G using the default measurement interval of 100μs.</p>
		RSVD	15:11	RW	0 _h	Reserved. Do not change.
3F _h	PRBS_CTRL_5	PRBS_MON_MANUAL_PHASE	10:4	RW	0 _h	Phase setting for manual timed or continuous scans
		RSVD	3:0	RW	3 _h	Reserved. Do not change.
		PRBS_MON_CLEAR	1:1	RW	0 _h	<p>00_b: No effect 01_b: Manually clear error indication Only used when PRBS_MON_FORCE_CLEAR = 1</p>
40 _h	PRBS_CTRL_6	PRBS_MON_FORCE_CLEAR	0:0	RW	0 _h	<p>00_b: Manual error clearing is disabled 01_b: Enables error clearing through PRBS_MON_CLEAR Allows host interface to directly control the PRBS error counting algorithm, bypassing the PRBS_MON_CTRL state machine.</p>

Table 5-1: Register Descriptions - Standard Address Space (Continued)

Address	Register Name	Parameter Name	Bit Slice	R/W	Reset Value	Description
		RSVD	15:15	RO	0 _h	Reserved. Do not change.
41 _h	PRBS_STATUS_REG_0	PRBS_MON_STARTING_PHASE	14:8	RO	0 _h	Starting (leftmost) phase of PRBS_MON_EYE_WIDTH in the most recent scan. This parameter only applies to automatic (AUTO_SCAN_START) measurements.
		PRBS_MON_EYE_WIDTH	7:0	RO	0 _h	Widest open portion of the eye in the most recent scan, based on the PRBS_MON_ERROR_COUNT indication. The value of PRBS_MON_EYE_WIDTH is the number of contiguous phases with PRBS_MON_ERROR_COUNT less than or equal to PRBS_MON_ERROR_THRESHOLD. This parameter only applies to automatic (AUTO_SCAN_START) measurements.
42 _h	PRBS_STATUS_REG_1	PRBS_MON_ERROR_COUNT	15:0	RO	0 _h	Twice the error count from the most recent manually timed (MANUAL_SCAN_START) or continuous (CONTINUOUS_SCAN_ENABLE) scan measurements. This value is not defined for automatic (AUTO_SCAN_START) scan measurements when a PRBS7 bit stream is input.
43 _h	RESERVED	RSVD	15:0	RO	0 _h	Reserved. Do not change.
44 _h	RESERVED	RSVD	15:0	RO	0 _h	Reserved. Do not change.
45 _h	RESERVED	RSVD	15:0	RO	0 _h	Reserved. Do not change.
46 _h	RESERVED	RSVD	15:0	RO	0 _h	Reserved. Do not change.
47 _h	RESERVED	RSVD	15:0	RO	0 _h	Reserved. Do not change.
48 _h	RESERVED	RSVD	15:0	RO	0 _h	Reserved. Do not change.
49 _h	RESERVED	RSVD	15:0	RO	0 _h	Reserved. Do not change.
4A _h	RESERVED	RSVD	15:0	RO	0 _h	Reserved. Do not change.
		RSVD	15:9	RO	0 _h	Reserved. Do not change.
4B _h	PRBS_STATUS_REG_11	PRBS_MON_NODATA	8:8	RO	0 _h	When HIGH, indicates that no data transitions have been detected in the PRBS checker since the PRBS_MON_NODATA_SET was last set to 1.
		RSVD	7:0	RO	0 _h	Reserved. Do not change.

Table 5-1: Register Descriptions - Standard Address Space (Continued)

Address	Register Name	Parameter Name	Bit Slice	R/W	Reset Value	Description
		RSVD	15:12	RW	0 _h	Reserved. Do not change.
		LOS_DETECTION_METHOD	11:10	RW	1 _h	Determines the source of CARRIER_DETECT. 00 _b : Edge detection 01 _b : Strength detection
		FORCE_PLL_RATE	9:7	RW	1 _h	Force the PLL to retime a specific data rate. 000 _b : Reserved 001 _b : 0.270Gb/s 010 _b : 1.485Gb/s 011 _b : 2.97Gb/s 100 _b : 5.94Gb/s 101 _b : Reserved 110 _b : Reserved 111 _b : Reserved Used when FORCE_PLL_RATE_ENABLE is set to 1.
		FORCE_PLL_RATE_ENABLE	6:6	RW	0 _h	Enables the forced PLL rate override set using the FORCE_PLL_RATE bits.
4C _h	PLL_CONTROL	RATE_ENABLE_125M	5:5	RW	0 _h	Enables auto-detection of 0.125Gb/s (MADI) signals 00 _b : 0.125Gb/s signals will not be detected 01 _b : 0.125Gb/s signals will be detected
		RATE_ENABLE_5G94	4:4	RW	1 _h	Enables auto-detection of 5.94Gb/s (6G UHD-SDI) signals. 00 _b : 5.94Gb/s signals will not be detected 01 _b : 5.94Gb/s signals will be detected
		RATE_ENABLE_2G97	3:3	RW	1 _h	Enables auto-detection of 2.97Gb/s (3G SDI) signals. 00 _b : 2.97Gb/s signals will not be detected 01 _b : 2.97Gb/s signals will be detected
		RATE_ENABLE_1G485	2:2	RW	1 _h	Enables auto-detection of 1.485Gb/s (HD-SDI) signals. 00 _b : 1.485Gb/s signals will not be detected 01 _b : 1.485Gb/s signals will be detected
		RATE_ENABLE_270M	1:1	RW	1 _h	Enables auto-detection of 0.27Gb/s (SD-SDI) signals. 00 _b : 0.27Gb/s signals will not be detected 01 _b : 0.27Gb/s signals will be detected
		PLL_SOFT_RESET	0:0	RW	0 _h	Synchronous soft-reset for the PLL rate detection state machine. 00 _b : Normal operation of the PLL rate detection state machine 01 _b : Resets the PLL rate detection state machine

Table 5-1: Register Descriptions - Standard Address Space (Continued)

Address	Register Name	Parameter Name	Bit Slice	R/W	Reset Value	Description
4D _h	RESERVED	RSVD	15:0	RW	110 _h	Reserved. Do not change.
4E _h	RESERVED	RSVD	15:0	RW	110 _h	Reserved. Do not change.
4F _h	PLL_STATUS	RETIMER_BYPASS	15:15	RO	—	Indicates whether the re-timer is active or bypassed. 00 _b : Re-timer is active 01 _b : Re-timer is bypassed
		LBR_HBR	14:14	RO	—	Indicates high-bit-rate versus low-bit-rate. 00 _b : Input data rate is 5.94Gb/s, 2.97Gb/s, 1.485Gb/s, or BYPASS 01 _b : Input data rate is 270Mb/s or 125Mb/s
		DETECTED_RATE	13:11	RO	—	Indicates the current rate found by the PLL rate detection state machine. 000 _b : 0.125Gb/s 001 _b : 0.270Gb/s 010 _b : 1.485Gb/s 011 _b : 2.97Gb/s 100 _b : 5.94Gb/s 101 _b : Reserved 110 _b : Reserved 111 _b : Reserved
		RSVD	10:10	RO	—	Reserved. Do not change.
		LOCKED	9:9	RO	—	Indicates if the CDR is locked or unlocked. 00 _b : CDR is unlocked 01 _b : CDR is locked
		LOS	8:8	RO	—	Indicates whether or not the CDR has lost the signal. 00 _b : Signal is present 01 _b : Loss of signal
		RSVD	7:0	RO	—	Reserved. Do not change.

Table 5-1: Register Descriptions - Standard Address Space (Continued)

Address	Register Name	Parameter Name	Bit Slice	R/W	Reset Value	Description
50 _h	STICKY_STATUS	STANDBY_STICKY	11:11	ROCW	—	Sticky bit indicating that the device entered STANDBY mode at least once. 00 _b : Device has not entered STANDBY mode since this bit was last cleared 01 _b : Devices has entered STANDBY mode since this bit was last cleared
		SLEEP_STICKY	10:10	ROCW	—	Sticky bit indicating that the device entered SLEEP mode at least once 00 _b : Device has not entered SLEEP mode since this bit was last cleared 01 _b : Device has entered SLEEP mode since this bit was last cleared
		RETIMER_BYPASS_STICKY	9:9	ROCW	—	Sticky bit indicating that the re-timer is/has been bypassed. 00 _b : Re-timer has not been bypassed since this bit was last cleared 01 _b : Re-timer has been bypassed since this bit was last cleared This bit is cleared by writing any value to it.
		LBR_HBR_STICKY	8:8	ROCW	—	Sticky bit indicating that the rate is/has been 270Mb/s (low bit-rate). 00 _b : Rate has not been 270Mb/s since this bit was last cleared 01 _b : Rate has been 270Mb/s since this bit was last cleared This bit is cleared by writing any value to it.
		RATE_CHANGE_STICKY	7:7	ROCW	—	Sticky bit indicating that a rate change has occurred. 00 _b : Rate has not changed since this bit was last cleared 01 _b : Rate has changed since this bit was last cleared This bit is cleared by writing any value to it.
		LOCK_LOST_STICKY	6:6	ROCW	—	Sticky bit indicating that lock was lost. 00 _b : Lock has not been lost since this bit was last cleared 01 _b : Lock has been lost since this bit was last cleared This bit is cleared by writing any value to it.
		RSVD	5:5	ROCW	—	Reserved. Do not change.
		LOS_STICKY	4:4	ROCW	—	Sticky bit indicating a loss of signal. 00 _b : Signal has not been lost since this bit was last cleared 01 _b : Signal has been lost since this bit was last cleared This bit is cleared by writing any value to it.
		RSVD	3:0	ROCW	—	Reserved. Do not change.

Table 5-2: Register Descriptions - Extended Address Space

Address	Register Name	Parameter Name	Bit Slice	R/W	Reset Value	Description
D2 _h	PWR_CONTROL	RSVD	15:2	RW	0 _h	Reserved. Do not change.
		HS_LOCKED_POWER_SAVE	1:1	RW	0 _h	When enabled, reduces power when locked to a rate of HD, 3G or 6G.
		RSVD	0:0	RW	1 _h	Reserved. Do not change.
E4 _h	PLL_LBW_CONTROL_REG_0	RSVD	15:5	RW	4 _h	Reserved. Do not change.
		PLL_LOOP_BANDWIDTH	4:0	RW	4 _h	<p>Sets the rate specific PLL loop-bandwidth when the device is locked.</p> <p>00001_b: Nominal / 4 00010_b: Nominal / 2 00100_b: Nominal (default) 01000_b: Nominal x 2 11100_b: Nominal x 4</p> <p>See Table 2-3: AC Electrical Characteristics for the PLL loop-bandwidth value set at each rate by each of these settings.</p>


RW = Read/Write

RO = Read Only

ROCW = Read Only/ Clear on Write

ROSW = Read Only/ Set on Write

6. Typical Application Circuit




Notes:
 VCC IS 1.8V
 VCC_DDO0 AND VCC_DDO1 ARE IN THE RANGE +1.2V TO +2.5V
 If XTAL_CLK_IN is not connected to a crystal, XTAL_CLK_OUT must be left unconnected.
 *VALUES FOR C1 AND C2 ARE CHOSEN BASED ON THE REQUIRED LOADING FOR THE SELECTED CRYSTAL
 IF AC COUPLING IS REQUIRED ON THE HIGH-SPEED SERIAL INPUTS AND OUTPUTS BY THE APPLICATION, A CERAMIC CAPACITOR 4.7µF OR HIGHER WITH A STABLE DIELECTRIC IS RECOMMENDED

Figure 6-1: GS6152 Typical Application Circuit

7. Package and Ordering Information

7.1 Package Dimensions



- NOTES:
1. DIMENSIONS AND TOLERANCE IS IN CONFORMANCE TO ASME Y14.5-1994
2. ALL DIMENSIONS ARE IN MILLIMETERS OR IN DEGREES

Figure 7-1: Package Dimensions

7.2 Recommended PCB Footprint




Figure 7-2: GS6152 PCB Footprint

7.3 Packaging Data

Table 7-1: Packaging Data

Parameter	Value
Package Type	6mm x 6mm 48-pin QFN
Moisture Sensitivity Level (Note 1)	3
Junction to Case Thermal Resistance, θ_{j-c}	26.2°C/W
Junction to Air Thermal Resistance, θ_{j-a}	21.6°C/W
Junction to Board Thermal Resistance, θ_{j-b}	4.4°C/W
Psi, Ψ	0.2°C/W
Pb-free and RoHS Compliant	Yes

Note:

1. Value per JEDEC J-STD-020C

7.4 Marking Diagram



Figure 7-3: GS6152 Marking Diagram

7.5 Solder Reflow Profile




Figure 7-4: Maximum Pb-free Solder Reflow Profile

7.6 Ordering Information

Table 7-2: Ordering Information

Part Number	Package	Temperature Range
GS6152-INE3	Pb-free 48-pin QFN	-40°C to 85°C
GS6152-INTE3	Pb-free 48-pin QFN (250pc. tape and reel)	-40°C to 85°C
GS6152-INTE3Z	Pb-free 48-pin QFN (2500pc. tape and reel)	-40°C to 85°C



IMPORTANT NOTICE

Information relating to this product and the application or design described herein is believed to be reliable, however such information is provided as a guide only and Semtech assumes no liability for any errors in this document, or for the application or design described herein. Semtech reserves the right to make changes to the product or this document at any time without notice. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. Semtech warrants performance of its products to the specifications applicable at the time of sale, and all sales are made in accordance with Semtech's standard terms and conditions of sale.

SEMTECH PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS, OR IN NUCLEAR APPLICATIONS IN WHICH THE FAILURE COULD BE REASONABLY EXPECTED TO RESULT IN PERSONAL INJURY, LOSS OF LIFE OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. INCLUSION OF SEMTECH PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE UNDERTAKEN SOLELY AT THE CUSTOMER'S OWN RISK. Should a customer purchase or use Semtech products for any such unauthorized application, the customer shall indemnify and hold Semtech and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs damages and attorney fees which could arise.

The Semtech name and logo are registered trademarks of the Semtech Corporation. All other trademarks and trade names mentioned may be marks and names of Semtech or their respective companies. Semtech reserves the right to make changes to, or discontinue any products described in this document without further notice. Semtech makes no warranty, representation or guarantee, express or implied, regarding the suitability of its products for any particular purpose. All rights reserved.

© Semtech 2015

Contact Information

Semtech Corporation
200 Flynn Road, Camarillo, CA 93012
Phone: (805) 498-2111, Fax: (805) 498-3804
www.semtech.com